



# V2V EDTECH LLP

Online Coaching at an Affordable Price.

## OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses



**+91 93260 50669**



**v2vedtech.com**



**V2V EdTech LLP**



**v2vedtech**



WINTER – 2023 EXAMINATION  
Model Answer – Only for the Use of RAC Assessors

**Subject Name: Microprocessor**

**Subject Code:**

**22415**

**Important Instructions to examiners:**


- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. No.	Sub Q. N.	Answer	Marking Scheme
1		<b>Attempt any <u>FIVE</u> of the following:</b>	<b>10 M</b>
	a)	<b>State the use of MN/ MX and Test signal.</b>	<b>2 M</b>
	Ans	<u>MN/MX</u> : - <u>Minimum/Maximum</u> : - This pin signal indicates what mode the processor will operate in. MN/MX = 1 = 8086 operates in minimum mode. In this mode the 8086 is configured to support small single processor system using a few devices that the system bus. MN/MX = 0 = 8086 is configured to support multiprocessor system. <u>Test</u> : - It is an input pin and is only used by the wait instruction. The 8086 enter a wait state after execution of the wait instruction until a low is seen on the test pin. If the TEST pin is Low, execution continues otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.	1 M for each signal
	b)	<b>List Assembly Language Programming tools.</b>	<b>2 M</b>
	Ans	1. Editors 2. Assembler 3. Linker	1/2 M for each tool



	4. Debugger.	
c)	<b>Write any four-bit manipulation instructions of 8086.</b>	<b>2 M</b>
<b>Ans</b>	<b>NOT</b> – Used to invert each bit of a byte or word. <b>AND</b> – Used for adding each bit in a byte/word with the corresponding bit in another byte/word. <b>OR</b> – Used to multiply each bit in a byte/word with the corresponding bit in another byte/word. <b>XOR</b> – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.	1/2 M for each tool
d)	<b>What is the use of AAM instruction with suitable example?</b>	<b>2 M</b>
<b>Ans</b>	The AAM instruction, short for "ASCII Adjust AX After Multiply," is an assembly language instruction in the x86 architecture used for converting the binary result of multiplying two unpacked Binary-Coded Decimal (BCD) values back into a valid unpacked BCD format. <b>Example:</b> Let's say we want to multiply the BCD numbers 5 (0101) and 7 (0011) using the x86 architecture. 1. Multiplication: MOV AL, 5; Store 5 in AL MOV BL, 7; Store 7 in BL MUL BL; Multiply AL and BL, result stored in AX 2. Result in AX: AH: 0 (carry from overflow) AL: 5 (product of lower digits) 3. AAM instruction: AAM 4. Adjusted result in AX: AH: 1 (quotient from dividing AL by 10) AL: 5 (remainder from dividing AL by 10) Therefore, the final result of multiplying 5 and 7 in unpacked BCD format is 35 (0011 0101).	1 M for use 1 M for example
e)	<b>Give any two advantages of pipelining in 8086.</b>	<b>2 M</b>
<b>Ans</b>	1. Increased Instruction Throughput: 2. Improved Efficiency of the Execution Unit (EU)	1 M for each
f)	<b>Draw the format of flag register of 8086.</b>	<b>2 M</b>



<p><b>Ans</b></p>	 <p>The diagram shows a register of control flags: X, X, X, X, OF, DF, IF, TF, SF, ZF, X, AF, X, PF, X, CF. Below each flag is its function:</p> <ul style="list-style-type: none"> <li><b>Overflow Flag (OF):</b> 1 = Overflow Occurred, 0 = No Overflow Occurred (OF is calculated as C7 Ex-Or C6)</li> <li><b>Direction Flag (DF):</b> 1 = Auto Decrement, 0 = Auto Increment (Used in String Instructions)</li> <li><b>Interrupt Flag (IF):</b> 1 = Enable Interrupt, 0 = Disable Interrupt (Affects Only INTR)</li> <li><b>Trap Flag (TF):</b> 1 = Perform Single Stepping, 0 = Do Not Perform Single Stepping</li> <li><b>Sign Flag (SF):</b> 1 = MSB of result is 1 (∴ -ve), 0 = MSB of result is 0 (∴ +ve) (Used for "Signed" numbers)</li> <li><b>Zero Flag (ZF):</b> 1 = Result = 0, 0 = Result ≠ 0</li> <li><b>Auxiliary Carry Flag (AF):</b> 1 = Carry from Lower Nibble to Higher Nibble (Used in 8-bit operations)</li> <li><b>Parity Flag (PF):</b> 1 = Even Parity, 0 = Odd Parity</li> <li><b>Carry Flag (CF):</b> 1 = Carry out of MSB, 0 = No such Carry</li> </ul>	<p>2 M for format</p>
<p><b>g)</b></p>	<p><b>Define procedure and write its syntax</b></p>	<p>2 M</p>
<p><b>Ans</b></p>	<p>Procedure: A procedure is group of instructions that usually performs one task. It is a reusable section of a software program which is stored in memory once but can be used as often as necessary. A procedure can be of two types. 1) Near Procedure 2) Far Procedure Syntax :-</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <pre> Procedure can be defined as  Procedure_name PROC  -----  -----  Procedure_name  ENDP  For Example  Addition PROC near  -----  Addition ENDP </pre> </div>	<p>1 M for Definition 1 M for syntax.</p>
<p><b>2.</b></p>	<p><b>Attempt any <u>THREE</u> of the following:</b></p>	<p><b>12 M</b></p>






a)	<b>Describe the function of the following instructions: (i) DAA (ii) CMP (iii) ADC (iv) JNC</b>	<b>4 M</b>
Ans	<p><b><u>1) DAA: Decimal adjust after addition</u></b> This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a legal BCD number. The result of the addition must be in AL for DAA to work correctly. If the lower nibble in AL after an addition is greater than 9 or AF was set by the addition, then the DAA instruction will add 6 to the lower nibble in AL. If the result in the upper nibble of AL is now greater than 9 or if the carry flag was set by the addition or correction, then the DAA instruction will add 60H to AL.</p> <p>Let AL = 59 BCD, and BL = 35 BCD ADD AL, BL                      AL = 8EH; lower nibble &gt; 9, add 06H to AL DAA                                      AL = 94 BCD, CF = 0</p> <p>Let AL = 88 BCD, and BL = 49 BCD ADD AL, BL                      AL = D1H; AF = 1, add 06H to AL DAA                                      AL = D7H; upper nibble &gt; 9, add 60H to AL AL = 37 BCD, CF = 1</p> <p><b><u>2) CMP: Compare</u></b> This instruction compares the source operand, which may be a register or an immediate data or a memory location, with a destination operand that may be a register or a memory location. Example: - CMP BX, 0100H CMP AX, 0100H CMP [5000H], 0100H CMP BX, [SI] CMP BX, CX</p> <p><b><u>3) ADC: Add with Carry</u></b> ADC Destination, Source This instruction performs the same operation as ADD instruction, but adds the carry flag to the result. Example: - ADC 0100H ADC AX, BX ADC AX, [SI] ADC AX, [5000] ADC [5000], 0100H</p> <p>4) JNC: - Stands for 'Jump if Not Carry'</p>	1 M for each instruction (example is not mandatory)



	<p>It checks whether the carry flag is reset or not. If yes, then jump takes place, that is: If <math>CF = 0</math>, then jump.</p> <p>ADD AL, BL                      Add two bytes JNC NEXT                        If the result within acceptable range, continue</p> <p>4) <b>JNC</b> : Stands for 'Jump if Not Carry' It checks whether the carry flag is reset or not. If yes, then jump takes place, that is: If <math>CF = 0</math>, then jump.</p>	
b)	<b>Explain Re-Entrant and Recursive Procedure with diagram.</b>	<b>4 M</b>
Ans	<p><b>1) Re-Entrant Procedure:</b></p> <p>The re-entrant procedure is a very special kind of procedure. In such kind of procedure, procedure 1 is called the mainline program, then procedure 2 is called form procedure 1 and then again procedure 1 is called form procedure 2. This can be well understood from the following diagram</p> <p>This is called a re-entrant procedure because a procedure is re-entering into itself form another procedure which is also present inside its own body. The re-entrant procedure occurs in the following three conditions: when the procedure is undergoing recursion, when multi-threading is being implemented inside a program or when some interruption is being generated. Like the recursive procedures, it is important to have a termination condition for the procedures in the re-entrant procedures also, else we can face machine halts due to infinite procedure calls.</p> <p><b>2) Recursive procedures:</b></p> <p>A recursive procedure is a procedure which calls itself. This results in the procedure call to be generated from within the procedures again and again. This can be understood as follows:</p>	<p>1 M for explanation</p> <p>1M for diagram</p> <p>For each</p>



The recursive procedures keep on executing until the termination condition is reached. The recursive procedures are very effective to use and to implement but they take a large amount of stack space and the linking of the procedure within the procedure takes more time as well as puts extra load on the processor.

c) Write the function of following pins of 8086:

- (i) Ready
- (ii) ALE

iii)  $\overline{\text{TEST}}$

iv)  $\overline{\text{DEN}}$

4 M

Ans (i) Ready: -

This is an acknowledgment signal from the slower I/O devices or memory. When high, it indicates that the device is ready to transfer data, else the microprocessor is in the wait state.

(ii) ALE:-

Address Latch Enable. ALE is provided by the microprocessor to latch the address into the 8282 or 8283 address latch. It is an active high (1) pulse during T1 of any bus cycle. ALE signal is never floated, is always integer.

iii)  $\overline{\text{TEST}}$  -

This is an acknowledgment signal from the slower I/O devices or memory. When high, it indicates that the device is ready to transfer data, else the microprocessor is in the wait state.

iv)  $\overline{\text{DEN}}$  :

Data enable. This pin is provided as an output enable for the 8286/8287 in a minimum system which uses transceiver. DEN is active low (0) during each memory and input-output access and for INTA cycles.

1 M for each

d) Draw and explain model of Assembly Language Programming.

4 M


Ans The programming model for a microprocessor shows the various internal registers that are accessible to the programmer.

2 M for Diagram



The Following Figure is a model for the 8086. In general, each register has a special function.

2 M for explanation



In the programming model there are

- 4 General Purpose registers(Data Registers)
- 4 Segment registers
- 2 Pointer registers
- 2 Index registers
- 1 Instruction Pointer register
- 1 Flag register

General purpose registers:

**AX Register (Accumulator):** This is accumulator register. It gets used in arithmetic, logic and data transfer instructions. In manipulation and division, one of the numbers involved must be in AX or AL.

**BX Register (Base Register):** This is base register. BX register is an address register. It usually contain a data pointer used for based, based indexed or register indirect addressing.

**CX Register (Counter register):** This is Count register. This serves as a loop counter. Program loop constructions are facilitated by it. Count register can also be used as a counter in string manipulation and shift/rotate instruction.

**DX Register (Data Register):** This is data register. Data register can be used as a port number in I/O operations. It is also used in multiplication and division.



### Segment Registers:

There are four segment registers in Intel 8086:

1. Code Segment Register (CS),
2. Data Segment Register (DS),
3. Stack Segment Register (SS),
4. Extra Segment Register (ES).

A segment register points to the starting address of a memory segment. Maximum capacity of a segment may be up to 64 KB.

**Code segment Register (CS):-** It is a 16-bit register containing the starting address of 64 KB segment. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register.

**Stack segment Register (SS):-** It is a 16-bit register containing address of 64KB segment with program stack. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers is located in the stack segment. SS register can be changed directly using POP instruction.

**Data segment Register (DS):-** It is a 16-bit register containing address of 64KB segment with program data. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment.

**Extra segment Register (ES):-** It is a 16-bit register containing address of 64KB segment, usually with program data. By default, the processor assumes that the DI register references the ES segment in string manipulation instructions. It is possible to change default segments used by general and index registers by prefixing instructions with a CS, SS, DS or ES prefix.

### Pointer Registers:

**SP Register (Stack Pointer):** This is stack pointer register pointing to program stack. It is used in conjunction with SS for accessing the stack segment.

**BP Register (Base Pointer):** This is base pointer register pointing to data in stack segment. Unlike SP, we can use BP to access data in the other segments.


### Index Registers:

**SI Register (Source Index):** This is used to point to memory locations in the data segment addressed by DS. By incrementing the contents of SI one can easily access consecutive memory locations.



	<p><b>DI Register (Destination Index):</b> This register performs the same function as SI. There is a class of instructions called string operations, that use DI to access the memory locations addressed by ES.</p> <p><b>Instruction Pointer:</b> The Instruction Pointer (IP) points to the address of the next instruction to be executed. Its content is automatically incremented when the execution of a program proceeds further. The contents of the IP and Code Segment Register are used to compute the memory address of the instruction code to be fetched. This is done during the Fetch Cycle.</p> <p><b>Flag Register:</b> Status Flags determines the current state of the accumulator. They are modified automatically by CPU after mathematical operations. This allows to determine the type of the result. 8086 has 16-bit status register. It is also called Flag Register or Program Status Word (PSW). There are nine status flags and seven bit positions remain unused.</p> <p>8086 has 16 flag registers among which 9 are active. The purpose of the FLAGS register is to indicate the status of the processor. It does this by setting the individual bits called flags. There are two kinds of FLAGS;</p> <p>Status FLAGS and Control FLAGS. Status FLAGS reflect the result of an operation executed by the processor. The control FLAGS enable or disable certain operations of the processor.</p>	
3.	<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
a)	<b>Describe memory segmentation in 8086 and list its advantages.</b>	<b>4 M</b>
Ans	<p><b>Segmentation</b> is the process in which the main memory of the computer is logically divided into different segments and each segment has its own base address. It is basically used to enhance the speed of execution of the computer system, so that the processor is able to fetch and execute the data from the memory easily and fast.</p> <p><b>Need for Segmentation –</b> The Bus Interface Unit (BIU) contains four 16 bit special purpose registers (mentioned below) called as Segment Registers.</p> <ul style="list-style-type: none"><li>• <b>Code segment register (CS):</b> is used for addressing memory location in the code segment of the memory, where the executable program is stored.</li><li>• <b>Data segment register (DS):</b> points to the data segment of the memory where the data is stored.</li><li>• <b>Extra Segment Register (ES):</b> also refers to a segment in the memory which is another data segment in the memory.</li><li>• <b>Stack Segment Register (SS):</b> is used for addressing stack segment of the memory. The stack segment is that segment of memory which is used to store stack data.</li></ul>	<p>1 M for explanation 2 M for diagram</p> <p>1 M for Advantages</p>

The number of address lines in 8086 is 20, 8086 BIU will send 20bit address, so as to access one of the 1MB memory locations. The four segment registers actually contain the upper 16 bits of the starting addresses of the four memory segments of 64 KB each with which the 8086 is working at that instant of time. A segment is a logical unit of memory that may be up to 64 kilobytes long. Each segment is made up of contiguous memory locations. It is an independent, separately addressable unit. Starting address will always be changing. It will not be fixed.




**Advantages of the Segmentation** The main advantages of segmentation are as follows:

- It provides a powerful memory management mechanism.
- Data related or stack related operations can be performed in different segments.
- Code related operation can be done in separate code segments.
- It allows to processes to easily share data.
- It allows to extend the address ability of the processor, i.e. segmentation allows the use of 16 bit registers to give an addressing capability of 1 Megabytes. Without segmentation, it would require 20 bit registers.
- It is possible to enhance the memory size of code data or stack segments beyond 64 KB by allotting more than one segment for each area.





	<b>b) Write an ALP to perform addition of two 16 bit BCD numbers,</b>	<b>4 M</b>
<b>Ans</b>	 <pre>.model small .data     num1    dw    9999h     num2    dw    9999h     res_lsw  dw    0     res_msb  db    0 .code     mov ax,@data           ;Initialise data segment     mov ds,ax     mov al,byte ptr num1   ;Add LSB first     add al,byte ptr num2   ;convert result to BCD     daa     mov byte ptr res_lsw,al ;Store LSB of result     mov al,byte ptr num1+1     adc al,byte ptr num2+1 ;Add MSB next     daa                    ;Convert result to BCD     mov byte ptr res_lsw+1,al ;Store result     jnc exit               ;Check result&gt;16bit     inc res_msb            ;if yes, increament res_msb by1 it : ends end</pre>	4 Mark for program
	<b>c) Write an ALP to find largest number in array of 5 elements.</b>	<b>4 M</b>
<b>Ans</b>	DATA SEGMENT ARRAY DB 10H,24H,02H,05H,17H LARGEST DB 00H DATA ENDS CODE SEGMENT START: ASSUME CS:CODE,DS:DATA MOV DX,DATA MOV DS,DX	4 M for program



		MOV CX,04H MOV SI ,OFFSET ARRAY MOV AL,[SI] UP: INC SI CMP AL,[SI] JNC NEXT MOV AL,[SI] NEXT: DEC CX JNZ UP MOV LARGEST,AL MOV AX,4C00H INT 21H CODE ENDS END START	
	d)	<b>Describe CALL and RET instructions with example.</b>	<b>4 M</b>
	Ans	<b>1. CALL : Unconditional Call</b> The CALL instruction is used to transfer execution to a subprogram or procedure by storing return address on stack There are two types of calls- NEAR (Inter-segment) and FAR(Intra-segment call). Near call refers to a procedure call which is in the same code segment as the call instruction and far call refers to a procedure call which is in different code segment from that of the call instruction. <b>Syntax: CALL procedure_name</b>  <b>2. RET: Return from the Procedure.</b> At the end of the procedure, the RET instruction must be executed. When it is executed, the previously stored content of IP and CS along with Flags are retrieved into the CS, IP and Flag registers from the stack and execution of the main program continues further. <b>Syntax :RET</b>	2 M for each explanation
4.		<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
	a)	<b>Differentiate between Procedure and Macros.</b>	<b>4 M</b>
	Ans		1 Mark for each point



		<b>Procedure</b>	<b>Macro</b>	
		Procedures are used for large group of instructions to be repeated	Procedures are used for small group of instructions to be repeated.	
		Object code is generated only once in memory.	Object code is generated every time the macro is called.	
		CALL & RET instructions are used to call procedure and return from procedure.	Macro can be called just by writing its name.	
		Length of the object file is less	Object file becomes lengthy.	
		Directives PROC & ENDP are used for defining procedure.	MACRO and ENDM are used for defining MACRO	
		Directives More time is required for its execution	Less time is required for it's execution	
		Procedure can be defined as <pre>           Procedure_name PROC           ----           -----           Procedure_name           ENDP           </pre>	Macro can be defined as <pre>           MACRO-name      MACRO           [ARGUMENT,.....           ARGUMENT N]           -----           -----           ENDM           </pre>	
		For Example <pre>           Addition PROC near           -----           Addition ENDP           </pre>	For Example <pre>           Display MACRO msg           -----           ENDM           </pre>	
	<b>b)</b>	<b>Write an ALP to find length of string.</b>		<b>4 M</b>
	<b>Ans</b>	Data Segment STRG DB 'GOOD MORNINGS' LEN DB ? DATA ENDS CODE SEGMENT START: ASSUME CS: CODE, DS : DATA MOV DX, DATA MOV DS,DX		4 M for program



	<pre>LEA SI, STRG MOV CL,00H MOV AL,'\$' NEXT: CMP AL,[SI] JZ EXIT ADD CL,01H INC SI JMP NEXT EXIT: MOV LEN,CL MOV AH,4CH INT 21H CODE ENDS</pre>	
c)	<b>Explain the following assembler directives:</b> <b>(i) DB (ii) SEGMENT (iii) DUP (iv) EQU</b>	<b>4 M</b>
<b>Ans</b>	<p>(i) <b><u>DB:</u></b> The DB directive is used to declare a BYTE -2-BYTE variable – A BYTE is made up of 8 bits. Declaration examples:</p> <p>(ii) <b><u>SEGMENT:</u></b> The SEGMENT directive is used to indicate the start of a logical segment. Preceding the SEGMENT directive is the name you want to give the segment. For example, the statement CODE SEGMENT indicates to the assembler the start of a logical segment called CODE. The SEGMENT and ENDS directive are used to “bracket” a logical segment containing code of data</p> <p>(iii) <b><u>DUP:</u></b> The DUP directive can be used to generate multiple bytes or words with known as well as un-initialized values. Example :</p> <pre>Table dw    100 DUP(0) Stars db    50 dup('*') ARRAY3     DB 30 DUP(?)</pre>	1 Mark for each



	<p>(iv) <b>EQU :</b></p> <p>EQU is used to give a name to some value or symbol. Each time the assembler finds the given name in the program, it replaces the name with the value or symbol you equated with that name.</p> <p>Example</p> <p>Data SEGMENT</p> <p>Num1 EQU 50H</p> <p>Num2 EQU 66H</p> <p>Data ENDS</p> <p>Numeric value 50H and 66H are assigned to Num1 and Num2.</p>	
	<p><b>d) Write an ALP to count number 1' in 8 bit number.</b></p>	<p><b>4 M</b></p>
<p><b>Ans</b></p>	<pre>DATA SEGMENT N DB 12H Z DB 0 DATA ENDS CODE SEGMENT ASSUME DS:DATA, CS:CODE START: MOV DX,DATA MOV DS,DX MOV AL, N MOV CL,04 NEXT: ROL AL,01 JNC ONE INC Z ONE: LOOP NEXT HLT CODE ENDS END START</pre>	<p>4 M for program</p>



e)	<b>Explain any four Addressing Modes of 8086.</b>	
Ans	<p><b><u>1. Immediate addressing mode:</u></b></p> <p>An instruction in which 8-bit or 16-bit operand (data) is specified in the instruction, then the addressing mode of such instruction is known as Immediate addressing mode.</p> <p>Example:</p> <p>MOV AX,67D3H</p> <p><b><u>2. Register addressing mode</u></b></p> <p>An instruction in which an operand (data) is specified in general purpose registers, then the addressing mode is known as register addressing mode.</p> <p>Example:</p> <p>MOV AX,CX</p> <p><b><u>3. Direct addressing mode</u></b></p> <p>An instruction in which 16 bit effective address of an operand is specified in the instruction, then the addressing mode of such instruction is known as direct addressing mode.</p> <p>Example:</p> <p>MOV CL,[2000H]</p> <p><b><u>4. Register Indirect addressing mode</u></b></p> <p>An instruction in which address of an operand is specified in pointer register or in index register or in BX, then the addressing mode is known as register indirect addressing mode.</p> <p>Example:</p> <p>MOV AX, [BX]</p> <p><b><u>5. Indexed addressing mode</u></b></p> <p>An instruction in which the offset address of an operand is stored in index registers (SI or DI) then the addressing mode of such instruction is known as indexed addressing mode.</p>	1 Mark for each



	<p>DS is the default segment for SI and DI.</p> <p>For string instructions DS and ES are the default segments for SI and DI resp. this is a special case of register indirect addressing mode.</p> <p>Example: MOV AX,[SI]</p> <p><b><u>6. Based Indexed addressing mode:</u></b></p> <p>An instruction in which the address of an operand is obtained by adding the content of base register (BX or BP) to the content of an index register (SI or DI) The default segment register may be DS or ES</p> <p>Example: MOV AX, [BX][SI]</p> <p><b><u>7. Register relative addressing mode:</u></b></p> <p>An instruction in which the address of the operand is obtained by adding the displacement (8-bit or 16 bit) with the contents of base registers or index registers (BX, BP, SI, DI). The default segment register is DS or ES.</p> <p>Example: MOV AX, 50H[BX]</p> <p><b><u>8. Relative Based Indexed addressing mode</u></b></p> <p>An instruction in which the address of the operand is obtained by adding the displacement (8 bit or 16 bit) with the base registers (BX or BP) and index registers (SI or DI) to the default segment.</p> <p>Example: MOV AX, 50H [BX][SI]</p>	
5.	<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>
a)	<b>Define Logical and Effective address. Describe how 20 bit Physical address is generated in 8086. If CS = 348AH and IP = 4214H, calculate the Physical Address.</b>	<b>6 M</b>
<b>Ans</b>	Logical Address:	





	<ul style="list-style-type: none"> <li>Logical address are also known as virtual address. It is generated by CPU during program execution.</li> <li>Logical addresses provide a way for the CPU to access different locations in memory without needing to know the physical organization of the memory.</li> </ul> <p>Effective Address or Offset Address:</p> <p>The offset for a memory operand is called the operand's effective address or EA. It is an unassigned 16 bit number that expresses the operand's distance in bytes from the beginning of the segment in which it resides.</p> <p>Generation of 20 bit physical address in 8086:-</p> <ol style="list-style-type: none"> <li>Segment registers carry 16 bit data, which is also known as base address.</li> <li>BIU appends four 0 bits to LSB of the base address. This address becomes 20-bit Address.</li> <li>Any base/pointer or index register carries 16 bit offset.</li> <li>Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location</li> </ol> <div data-bbox="565 940 980 1423" data-label="Diagram"> <pre> graph TD     OV[OFFSET VALUE 15 0] --&gt; SR[SEGMENT REGISTER 19 5 0H]     SR --&gt; ADD[ADDER]     ADD --&gt; PA[20 BIT PHYSICAL ADDRESS]   </pre> </div> <p>if CS 348AH and IP = 4214H, Physical address=Segment base address*10+Offset (Effective) address</p> $=CS*10 + IP$ $=348AH*10H+4214H$ $= 38AB4 H$	<p>Definition 2 M</p> <p>Explanation of generation of Physical address : 2 M</p> <p>Calculation of Physical address : 2 M</p>
b)	<p>Select the instructions for each of the following :</p> <p>(i) Multiply AL by 05H</p>	6 M



	<p>(ii) Move 1234H in DS register</p> <p>(iii) Add AX with BX</p> <p>(iv) Signed Division of AX by BL</p> <p>(v) Rotate the contents of AX towards left by 4 bits through carry</p> <p>(vi) Load SP register with FF00H.</p>	
<b>Ans</b>	<p>: i) Multiply AL by 05H.</p> <p>MOV BL,05H</p> <p>MUL BL</p> <p>ii) Move 1234H in DS register</p> <p>MOV AX,1234H</p> <p>MOV DS,AX</p> <p>iii) Add AX with BX</p> <p>ADD AX,BX</p> <p>iv) Signed Division of AX by BL</p> <p>IDIV BL</p> <p>v) Rotate the contents of AX towards left by 4 bits through carry</p> <p>MOV CL,04</p> <p>RCL AX,CL</p> <p>vi) Load SP register with FF00H.</p> <p>MOV SP,FF00H</p>	1 M for each instruction
<b>c)</b>	<p>Write an ALP for concatenation of two strings. Draw flow chart and assume suitable data.</p>	<b>6 M</b>
<b>Ans</b>	<p>.MODEL SMALL</p> <p>.DATA</p> <p>STR_S DB 'Hello \$'</p> <p>STR_D DB 'World \$'</p> <p>.CODE</p> <p>MOV AX, @DATA</p>	Correct program : 4 M Flowchart:




	<pre>MOV DS, AX MOV SI, OFFSET STR_S NEXT: MOV AL, [SI] CMP AL, '\$' JE EXIT INC SI JMP NEXT EXIT: MOV DI, OFFSET STR_D UP: MOV AL, [DI] CMP AL, '\$' JE EXIT1 MOV [SI], AL INC SI INC DI JMP UP EXIT1: MOV AL, '\$' MOV [SI], AL MOV AH, 4CH INT 21H ENDS END</pre>	2 M
--	--	-----



		<pre>graph TD; Start([Start]) --&gt; Init[Initialise data segment]; Init --&gt; Pointers[Initialize memory pointers for source and destination string]; Pointers --&gt; MoveSource[Move memory pointer of source string to the end of string.]; MoveSource --&gt; CopyChar[Copy character from destination string to source string]; CopyChar --&gt; MoveDest[Move memory pointer of destination string to the end of string.]; MoveDest --&gt; CopyAll[Copy all character from destination string to source string till end of destination string]; CopyAll --&gt; Stop([Stop]);</pre>	
6.		Attempt any <u>TWO</u> of the following:	12 M
	a)	Draw the functional block diagram of 8086 with all labels.	6 M





**More examples:**

MOV CL,05H: Load no of shifts in CL register

SHL BL,CL: left shift BL bits CL(5) number of times

**2. SHR Destination , Count:**

Right shifts the bits of destination.

LSB is shifted into CARRY


MSB gets 0

Bits are shifted count no.of times.

IF count = 1 ,it is directly specified in instruction

If count > 1, it has to be loaded in CL register

e.g. SHR BL,1 right shift BL bits once



**More examples:**

MOV CL,05H: Load no of shifts in CL register

SHR BL,CL: right shift BL bits CL(5) number of times

**3. SAR Destination , Count:**

Right shifts the bits of destination.

LSB is shifted into CARRY


MSB placed in MSB itself



Bits are shifted count no. of times.

If count = 1, it is directly specified in instruction

If count > 1, it has to be loaded in CL register



## Rotate Instructions

### 1. ROL Destination, Count:

Left shifts the bits of destination.

MSB is shifted into CARRY


MSB also goes to LSB

Bits are shifted count no. of times.

If count = 1, it is directly specified in instruction

If count > 1, it has to be loaded in CL register

e.g ROL BL,1 : Left shift BL bits once



### 2. ROR Destination, Count:

Right shifts the bits of destination.

LSB is shifted into CARRY






**LSB** also goes to **MSB**

Bits are shifted count no.of times.

If count =1 ,it is directly specified in instruction

If count > 1, it has to be loaded in CL register

e.g. ROR BL,1 : Left shift BL bits once



**3.RCL Destination , Count:**

Left shifts the bits of destination.

**MSB** is shifted into CARRY


**Carry** goes to **LSB**

Bits are shifted count no.of times.

If count =1 ,it is directly specified in instruction

If count > 1, it has to be loaded in CL register

e.G RCL BL,1 : Left shift BL bits once



c)

**Write an ALP for  $Z = (P + Q) * (R + S)$  using MACRO. Draw flow chart of the same.**

**6 M**




<b>Ans</b>	<pre>MODEL SMALL ADD_NO1 MACRO P,Q,RES_ADD1 :MACRO DECLARATION (P+Q) MOV AL,P ADD AL,Q MOV RES_ADD1,AL ENDM ADD_NO2 MACRO R, S,RES_ADD2 :MACRO DECLARATION (R+S) MOV AL,R ADD AL,S MOV RES_ADD2,AL ENDM MULTIPLY_NUM MACRO RES_ADD1,RES_ADD2,Z MOV AL,RES_ADD1 MUL RES_ADD2 ENDM .DATA P DB 02H Q DB 03H R DB 04H S DB 05H RES_ADD1 DB ? :RESULT OF P+Q RES_ADD2 DB ? : RESULT OF R+S Z DW? : RESULT OF ( P+Q)* (R+S) ENDS .CODE START:</pre>	Correct Program : 4 M  Flowchart: 2 M
------------	---	--



```
MOV AX,@DATA
MOV DS,AX
ADD_NO1 MACRO P,Q,RES_ADD1           : CALL MACRO TO ADD
ADD_NO2 MACRO R,S,RES_ADD2           : CALL MACRO TO ADD

MULTIPLY_NUM MACRO RES_ADD1,RES_ADD2,Z : CALL MACRO
TO MULTIPLY

MOV AX,4C00H
INT 21H
ENDS
END START
```







**SUMMER – 19 EXAMINATION**

**Subject Name: Microprocessor**

**Model Answer**

**Subject Code: 22415**

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme															
<b>1</b>		<b>Attempt any FIVE :</b>	<b>10 M</b>															
	<b>a</b>	<b>State the function of BHE and A<sub>0</sub> pins of 8086.</b>	<b>2 M</b>															
	<b>Ans</b>	<p>BHE: BHE stands for Bus High Enable. It is available at pin 34 and used to indicate the transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.</p> <p>A<sub>0</sub>: A<sub>0</sub> is analogous to BHE for the lower byte of the data bus, pins D<sub>0</sub>-D<sub>7</sub>. A<sub>0</sub> bit is Low during T1 state when a byte is to be transferred on the lower portion of the bus in memory or I/O operations.</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <thead> <tr> <th style="width: 15%;">BHE</th> <th style="width: 15%;">A<sub>0</sub></th> <th style="width: 70%;">Word / Byte access</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>Whole word from even address</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>Upper byte from / to odd address</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>Lower byte from / to even address</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>None</td> </tr> </tbody> </table>	BHE	A <sub>0</sub>	Word / Byte access	0	0	Whole word from even address	0	1	Upper byte from / to odd address	1	0	Lower byte from / to even address	1	1	None	Explanation: 1 M each
BHE	A <sub>0</sub>	Word / Byte access																
0	0	Whole word from even address																
0	1	Upper byte from / to odd address																
1	0	Lower byte from / to even address																
1	1	None																
	<b>b</b>	<b>How single stepping or tracing is implemented in 8086?</b>	<b>2 M</b>															
	<b>Ans</b>	By setting the Trap Flag (TF) the 8086 goes to single-step mode. In this mode, after the implementation of every instruction s 8086 generates an internal	Explanation: 2 M															





	<p>interrupt and by writing some interrupt service routine we can show the content of desired registers and memory locations. So it is useful for debugging the program.</p> <p><b>OR</b></p> <p><b>If the trap flag is set, the 8086</b> will automatically do a type-1 interrupt after each instruction executes. When the 8086 does a type-1 interrupt, it pushes the flag register on the stack.</p> <p><b>OR</b></p> <p>The instructions to set the trap flag are:</p> <p><b>PUSHF</b> ; Push flags on stack <b>MOV BP,SP</b> ; Copy SP to BP for use as index <b>OR WORD PTR[BP+0],0100H</b> ; Set TF flag <b>POPF</b> ; Restore flag Register</p>	
<b>c</b>	<b>State the role Debugger in assembly language programming.</b>	<b>2 M</b>
<b>Ans</b>	<p><b>Debugger:</b> Debugger is the program that allows the extension of program in single step mode under the control of the user.</p> <p>The process of locating &amp; correcting errors using a debugger is known as Debugger.</p> <p>Some examples of debugger are DOS debug command Borland turbo debugger TD, Microsoft debugger known as code view cv, etc...</p>	Explanation: 2 M
<b>d</b>	<b>Define Macro &amp; Procedure.</b>	<b>2 M</b>
<b>Ans</b>	<p><b>Macro:</b> A MACRO is group of small instructions that usually performs one task. It is a reusable section of a software program. A macro can be defined anywhere in a program using directive MACRO &amp;ENDM.</p> <p>General Form :</p> <p>MACRO-name MACRO [ARGUMENT 1,.....ARGUMENT N]</p> <p>-----</p> <p>MACRO CODIN GOES HERE</p> <p>ENDM</p> <p>E.G DISPLAY MACRO 12,13</p> <p>-----</p>	Definition: 1 M each





	<p>MACRO STATEMENTS</p> <p>-----</p> <p>ENDM</p> <p><b>Procedure:</b> A procedure is group of instructions that usually performs one task. It is a reusable section of a software program which is stored in memory once but can be used as often as necessary. A procedure can be of two types. 1) Near Procedure 2) Far Procedure</p> <table border="1"><tr><td>Procedure can be defined as</td></tr><tr><td>Procedure_name PROC</td></tr><tr><td>----</td></tr><tr><td>-----</td></tr><tr><td>Procedure_name</td></tr><tr><td>ENDP</td></tr></table> <table border="1"><tr><td>For Example</td></tr><tr><td>Addition PROC near</td></tr><tr><td>-----</td></tr><tr><td>Addition ENDP</td></tr></table>	Procedure can be defined as	Procedure_name PROC	----	-----	Procedure_name	ENDP	For Example	Addition PROC near	-----	Addition ENDP	
Procedure can be defined as												
Procedure_name PROC												
----												
-----												
Procedure_name												
ENDP												
For Example												
Addition PROC near												
-----												
Addition ENDP												
<b>e</b>	<b>Write ALP for addition of two 8bit numbers. Assume suitable data.</b>	<b>2 M</b>										
<b>Ans</b>	<pre>.Model small .Data NUM DB 12H .Code START: MOV AX, @DATA MOV DS,AX MOV AL, NUM MOV AH,13H</pre>	Correct Program:2 M										





		ADD AL,AH MOV AH, 4CH INT 21H ENDS END	
	<b>f</b>	<b>List any four instructions from the bit manipulation instructions of 8086.</b>	<b>2 M</b>
	<b>Ans</b>	<p>Bit Manipulation Instructions</p> <p>These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.</p> <p>Following is the list of instructions under this group –</p> <p>Instructions to perform logical operation</p> <ul style="list-style-type: none"><li>• <b>NOT</b> – Used to invert each bit of a byte or word.</li><li>• <b>AND</b> – Used for adding each bit in a byte/word with the corresponding bit in another byte/word.</li><li>• <b>OR</b> – Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.</li><li>• <b>XOR</b> – Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.</li></ul>	For Each instruction ½ M
	<b>g</b>	<b>State the use of REP in string related instructions.</b>	<b>2 M</b>
	<b>Ans</b>	<ul style="list-style-type: none"><li>• This is an instruction prefix which can be used in string instructions.</li><li>• It causes the instruction to be repeated CX number of times.</li><li>• After each execution, the SI and DI registers are incremented/decremented based on the DF (Direction Flag) in the flag register and CX is decremented i.e. DF = 1; SI, DI decrements.</li></ul> <p>E.g. MOV CX, 0023H</p> <p>CLD</p> <p>REP MOVSB</p> <p>The above section of a program will cause the following string operation</p> <p>ES: [DI] ← DS: [SI]</p> <p>SI ← SI + I</p>	Explanation: 2 M





		$DI \leftarrow DI + I$ $CX \leftarrow CX - 1$ to be executed 23H times (as $CX = 23H$ ) in auto incrementing mode (as DF is cleared). <b>REPZ/REPE (Repeat while zero/Repeat while equal)</b> <ul style="list-style-type: none"><li>• It is a conditional repeat instruction prefix.</li><li>• It behaves the same as a REP instruction provided the Zero Flag is set (i.e. <math>ZF = 1</math>).</li><li>• It is used with CMPS instruction.</li></ul> <b>REPNZ/REPNE (Repeat while not zero/Repeat while not equal)</b> <ul style="list-style-type: none"><li>• It is a conditional repeat instruction prefix.</li><li>• It behaves the same as a REP instruction provided the Zero Flag is reset (i.e. <math>ZF = 0</math>).</li><li>• It is used with SCAS instruction.</li></ul>	
<b>2</b>		<b>Attempt any THREE of the following :</b>	<b>12 M</b>
	<b>a</b>	<b>Explain the concept of pipelining in 8086. State the advantages of pipelining (any two).</b>	<b>4 M</b>
	<b>Ans</b>	<b>Pipelining:</b> <ol style="list-style-type: none"><li>1. The process of fetching the next instruction when the present instruction is being executed is called as pipelining.</li><li>2. Pipelining has become possible due to the use of queue.</li><li>3. BIU (Bus Interfacing Unit) fills in the queue until the entire queue is full.</li><li>4. BIU restarts filling in the queue when at least two locations of queue are vacant.</li></ol> <b>Advantages of pipelining:</b> <ul style="list-style-type: none"><li>• The execution unit always reads the next instruction byte from the queue in BIU. This is faster than sending out an address to the memory and waiting for the next instruction byte to come.</li><li>• More efficient use of processor.</li><li>• Quicker time of execution of large number of instruction.</li><li>• In short pipelining eliminates the waiting time of EU and speeds up the processing. -The 8086 BIU will not initiate a fetch unless and until there are two empty bytes in its queue. 8086 BIU normally obtains two</li></ul>	<b>Explanation:</b> 2 M,  <b>For any two Advantages: 2 M</b>





		instruction bytes per fetch.	
<b>b</b>	<b>Compare Procedure and Macros. (4 points).</b>		<b>4 M</b>
<b>Ans</b>	<b>Procedure</b>	<b>Macro</b>	Each Point: 1 M (any 4 Points)
	Procedures are used for large group of instructions to be repeated	Procedures are used for small group of instructions to be repeated.	
	Object code is generated only once in memory.	Object code is generated every time the macro is called.	
	CALL & RET instructions are used to call procedure and return from procedure.	Macro can be called just by writing its name.	
	Length of the object file is less	Object file becomes lengthy.	
	Directives PROC & ENDP are used for defining procedure.	MACRO and ENDM are used for defining MACRO	
	Directives More time is required for its execution	Less time is required for its execution	
	Procedure can be defined as  Procedure_name PROC ---- ----- Procedure_name ENDP	Macro can be defined as  MACRO-name           MACRO [ARGUMENT,..... ARGUMENT N]  ----- ----- ENDM	
	For Example  Addition PROC near ----- Addition ENDP	For Example  Display MACRO msg ----- ENDM	
<b>c</b>	<b>Explain any two assembler directives of 8086.</b>		<b>4 M</b>
<b>Ans</b>	<b>1. DB</b> – The DB directive is used to declare a BYTE -2-BYTE variable – A BYTE is made up of 8 bits. Declaration examples:		Explanation for each for any two assembler





	<p>Byte1 DB 10h</p> <p>Byte2 DB 255; 0FFh, the max. possible for a BYTE</p> <p>CRLF DB 0Dh, 0Ah, 24h ;Carriage Return, terminator BYTE</p> <p><b>2. DW</b> – The DW directive is used to declare a WORD type variable – A WORD occupies 16 bits or (2 BYTE). Declaration examples: Word DW 1234h</p> <p>Word2 DW 65535; 0FFFFh, (the max. possible for a WORD)</p> <p><b>3. DD</b> – The DD directive is used to declare a DWORD – A DWORD double word is made up of 32 bits =2 Word's or 4 BYTE. Declaration examples: Dword1 DW 12345678h</p> <p>Dword2 DW 4294967295 ;0FFFFFFFFh.</p> <p><b>4. EQU -</b> The EQU directive is used to give name to some value or symbol. Each time the assembler finds the given names in the program, it will replace the name with the value or a symbol. The value can be in the range 0 through 65535 and it can be another Equate declared anywhere above or below.</p> <p>The following operators can also be used to declare an Equate: THIS BYTE</p> <p>THIS WORD</p> <p>THIS DWORD</p> <p>A variable – declared with a DB, DW, or DD directive – has an address and has space reserved at that address for it in the .COM file. But an Equate does not have an address or space reserved for it in the .COM file.</p> <p>Example: A – Byte EQU THIS BYTE</p> <p>DB 10</p> <p>A_ word EQU THIS WORD</p>	directives: 2 M
--	--	--------------------





	<p>DW 1000</p> <p>A_ dword EQU THIS DWORD</p> <p>DD 4294967295</p> <p>Buffer Size EQU 1024</p> <p>Buffer DB 1024 DUP (0)</p> <p>Bufed_ ptr EQU \$ ; actually points to the next byte after the; 1024th byte in buffer.</p> <p><b>5. SEGMENT:</b> It is used to indicate the start of a logical segment. It is the name given to the segment. Example: the code segment is used to indicate to the assembler the start of logical segment.</p> <p><b>6. PROC: (PROCEDURE)</b> It is used to identify the start of a procedure. It follows a name we give the procedure.</p> <p>After the procedure the term NEAR and FAR is used to specify the procedure Example: SMART-DIVIDE PROC FAR identifies the start of procedure named SMART-DIVIDE and tells the assembler that the procedure is far.</p>	
<b>d</b>	<b>Write classification of instruction set of 8086. Explain any one type out of them.</b>	<b>4 M</b>
<b>Ans</b>	<p><b>classification of instruction set of 8086</b></p> <ul style="list-style-type: none"><li>• Data Transfer Instructions</li><li>• Arithmetic Instructions</li><li>• Bit Manipulation Instructions</li><li>• String Instructions</li><li>• Program Execution Transfer Instructions (Branch &amp; Loop Instructions)</li><li>• Processor Control Instructions</li><li>• Iteration Control Instructions</li><li>• Interrupt Instructions</li></ul> <p><b>1) Arithmetic Instructions:</b> These instructions are used to perform arithmetic operations like addition, subtraction, multiplication, division, etc.</p> <p><b>ADD:</b> The add instruction adds the contents of the source operand to the destination operand.</p>	<p>Classification: 2 M,</p> <p>Explanation any one type: 2 M</p>





	<p>Eg. ADD AX, 0100H ADD AX, BX ADD AX, [SI] ADD AX, [5000H] ADD [5000H], 0100H ADD 0100H</p> <p><b>ADC: Add with Carry</b> This instruction performs the same operation as ADD instruction, but adds the carry flag to the result. Eg. ADC 0100H ADC AX, BX ADC AX, [SI] ADC AX, [5000] ADC [5000], 0100H</p> <p><b>SUB: Subtract</b> The subtract instruction subtracts the source operand from the destination operand and the result is left in the destination operand. Eg. SUB AX, 0100H SUB AX, BX SUB AX, [5000H] SUB [5000H], 0100H</p> <p><b>SBB: Subtract with Borrow</b> The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which may reflect the result of the previous calculations, from the destination operand Eg. SBB AX, 0100H SBB AX, BX SBB AX, [5000H] SBB [5000H], 0100H</p> <p><b>INC: Increment</b> This instruction increases the contents of the specified Register or memory location by 1. Immediate data cannot be operand of this instruction. Eg. INC AX INC [BX] INC [5000H]</p>	
--	---	--





	<p><b>DEC: Decrement</b> The decrement instruction subtracts 1 from the contents of the specified register or memory location. Eg. DEC AX DEC [5000H]</p> <p><b>NEG: Negate</b> The negate instruction forms 2's complement of the specified destination in the instruction. The destination can be a register or a memory location. This instruction can be implemented by inverting each bit and adding 1 to it. Eg. NEG AL AL = 0011 0101 35H Replace number in AL with its 2's complement AL = 1100 1011 = CBH</p> <p><b>CMP: Compare</b> This instruction compares the source operand, which may be a register or an immediate data or a memory location, with a destination operand that may be a register or a memory location Eg. CMP BX, 0100H CMP AX, 0100H CMP [5000H], 0100H CMP BX, [SI] CMP BX, CX</p> <p><b>MUL: Unsigned Multiplication Byte or Word</b> This instruction multiplies an unsigned byte or word by the contents of AL. Eg. MUL BH ; (AX) (AL) x (BH) MUL CX ; (DX)(AX) (AX) x (CX) MUL WORD PTR [SI] ; (DX)(AX) (AX) x ([SI])</p> <p><b>IMUL: Signed Multiplication</b> This instruction multiplies a signed byte in source operand by a signed byte in AL or a signed word in source operand by a signed word in AX. Eg. IMUL BH IMUL CX IMUL [SI]</p> <p><b>CBW: Convert Signed Byte to Word</b> This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said to be sign extension of AL.</p>	
--	--	--





Eg. CBW

AX= 0000 0000 1001 1000 Convert signed byte in AL signed word in AX.  
Result in AX = 1111 1111 1001 1000

**CWD: Convert Signed Word to Double Word**

This instruction copies the sign of a byte in AL to all the bits in AH. AH is then said

to be sign extension of AL.

Eg. CWD

Convert signed word in AX to signed double word in DX : AX

DX= 1111 1111 1111 1111

Result in AX = 1111 0000 1100 0001

**DIV: Unsigned division**

This instruction is used to divide an unsigned word by a byte or to divide an unsigned

double word by a word.

Eg.

DIV CL ; Word in AX / byte in CL

; Quotient in AL, remainder in AH

DIV CX ; Double word in DX and AX / word

; in CX, and Quotient in AX,

; remainder in DX

2) Processor Control Instructions

These instructions are used to control the processor action by setting/resetting the flag values.

**STC:**

It sets the carry flag to 1.

**CLC:**

It clears the carry flag to 0.

**CMC:**

It complements the carry flag.

**STD:**

It sets the direction flag to 1.

If it is set, string bytes are accessed from higher memory address to lower memory address.

**CLD:**

It clears the direction flag to 0.

If it is reset, the string bytes are accessed from lower memory address to higher





		memory address.																
<b>3</b>		<b>Attempt any THREE :</b>	<b>12 M</b>															
	<b>a</b>	<b>Explain memory segmentation in 8086 and list its advantages.(any two)</b>	<b>4 M</b>															
	<b>Ans</b>	<p>Memory Segmentation:</p> <ul style="list-style-type: none"><li>• In 8086 available memory space is 1MByte.</li><li>• This memory is divided into different logical segments and each segment has its own base address and size of 64 KB.</li><li>• It can be addressed by one of the segment registers.</li><li>• There are four segments.</li></ul> <table border="1"><thead><tr><th>SEGMENT</th><th>SEGMENT REGISTER</th><th>OFFSET REGISTER</th></tr></thead><tbody><tr><td>Code Segment</td><td>CSR</td><td>Instruction Pointer (IP)</td></tr><tr><td>Data Segment</td><td>DSR</td><td>Source Index (SI)</td></tr><tr><td>Extra Segment</td><td>ESR</td><td>Destination Index (DI)</td></tr><tr><td>Stack Segment</td><td>SSR</td><td>Stack Pointer (SP) / Base Pointer (BP)</td></tr></tbody></table>	SEGMENT	SEGMENT REGISTER	OFFSET REGISTER	Code Segment	CSR	Instruction Pointer (IP)	Data Segment	DSR	Source Index (SI)	Extra Segment	ESR	Destination Index (DI)	Stack Segment	SSR	Stack Pointer (SP) / Base Pointer (BP)	<p>Explanation 2M</p> <p>Any two Advantages 2M</p>
SEGMENT	SEGMENT REGISTER	OFFSET REGISTER																
Code Segment	CSR	Instruction Pointer (IP)																
Data Segment	DSR	Source Index (SI)																
Extra Segment	ESR	Destination Index (DI)																
Stack Segment	SSR	Stack Pointer (SP) / Base Pointer (BP)																





	<p><b>Advantages of Segmentation:</b></p> <ul style="list-style-type: none"> <li>The size of address bus of 8086 is 20 and is able to address 1 Mbytes ( ) of physical memory.</li> <li>The complete 1 Mbytes memory can be divided into 16 segments, each of 64 Kbytes size.</li> <li>It allows memory addressing capability to be 1 MB.</li> <li>It gives separate space for Data, Code, Stack and Additional Data segment as Extra segment size.</li> <li>The addresses of the segment may be assigned as 0000H to F000H respectively.</li> <li>The offset values are from 00000H to FFFFFH</li> <li>Segmentation is used to increase the execution speed of computer system so that processor can be able to fetch and execute the data from memory easily and fast.</li> </ul>	
<b>b</b>	<p><b>Write an ALP to count the number of positive and negative numbers in array.</b></p>	<b>4 M</b>
<b>Ans</b>	<p>;Count Positive No. And Negative No.S In Given ;Array Of 16 Bit No. ;Assume array of 6 no.s</p>	<p>Correct program: 4 M</p>





	<pre>CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOV AX,DATA         MOV DS,AX         MOV DX,0000H         MOV CX,COUNT         MOV SI, OFFSET ARRAY NEXT:  MOV AX,[SI]         ROR AX,01H         JC NEGATIVE         INC DL         JMP COUNT_IT NEGATIVE: INC DH COUNT_IT: INC SI            INC SI            LOOP NEXT            MOV NEG_COUNT,DL            MOV POS_COUNT,DH            MOV AH,4CH            INT 21H CODE ENDS  DATA SEGMENT ARRAY DW F423H,6523H,B658H,7612H, 2300H,1559H COUNT DW 06H POS_COUNT DB ? NEG_COUNT DB ? DATA ENDS END START</pre>	For basic logic may give 1-2 M
<b>c</b>	<b>Write an ALP to find the sum of series. Assume series of 10 numbers.</b>	<b>4 M</b>
<b>Ans</b>	<pre>; Assume TEN , 8 bit HEX numbers CODE SEGMENT  ASSUME CS:CODE,DS:DATA  START: MOV AX,DATA          MOV DS,AX          LEA SI,DATABLOCK          MOV CL,0AH  UP:MOV AL,[SI]          ADD RESULT_LSB,[SI]</pre>	Correct program: 4 M For basic logic may give 1-2 M







	<pre>JNC DOWN INC RESULT_MSB DOWN:INC SI LOOP UP CODE ENDS  DATA SEGMENT DATABLOCK DB 45H,02H,88H,29H,05H,45H,78H,            95H,62H,30H RESULT_LSB DB 0 RESULT_MSB DB 0 DATA ENDS  END</pre>	
<b>d</b>	<b>With neat sketches demonstrate the use of re-entrant and recursive procedure.</b>	<b>4 M</b>
<b>Ans</b>	<p><b>Reentrant Procedure:</b></p> <p>A reentrant procedure is one in which a single copy of the program code can be shared by multiple users during the same period of time. Re-entrance has two key aspects: The program code cannot modify itself and the local data for each user must be stored separately.</p> <p><b>Recursive procedures:</b></p> <p>An active <b>procedure</b> that is invoked from within itself or from within another</p>	<p>Reentrant: 2 M and recursive procedure explanation With both diagram :2M</p>





	<p>active <b>procedure</b> is a <b>recursive procedure</b>. Such an invocation is called <b>recursion</b>. A <b>procedure</b> that is invoked <b>recursively</b> must have the <b>RECURSIVE</b> attribute specified in the <b>PROCEDURE</b> statement.</p> 	
4	<b>Attempt any THREE :</b>	12 M
a	<b>Describe mechanism for generation of physical address in 8086 with suitable example.</b>	4 M
Ans	 <p><b>Fig.: Mechanism used to calculate physical address in 8086</b></p> <p>As all registers in 8086 are of 16 bit and the physical address will be in 20 bits. For this reason the above mechanism is helpful.</p> <p><u>Logical Address</u> is specified as segment: offset</p> <p><u>Physical address</u> is obtained by shifting the segment address 4 bits to the left and adding the offset address.</p> <p>Thus the physical address of the logical address A4FB:4872 is:</p> $\begin{array}{r} \mathbf{A4FB0} \\ + \mathbf{4872} \\ \hline \end{array}$	For diagram or computation shown 1M, Explanation 2 M, and for example 1 M





	<b>A9822</b>	<p><b>OR</b></p> <ul style="list-style-type: none"> <li>i.e. Calculate physical Address for the given CS= 3525H, IP= 2450H.</li> </ul> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="text-align: center;">CS</td> <td></td> <td style="text-align: center;">3</td> <td style="text-align: center;">5</td> <td style="text-align: center;">2</td> <td style="text-align: center;">5</td> <td style="text-align: center;">0</td> <td style="text-align: center;">Implied Zero</td> </tr> <tr> <td style="text-align: center;">IP</td> <td style="text-align: center;">+</td> <td style="text-align: center;">-</td> <td style="text-align: center;">2</td> <td style="text-align: center;">4</td> <td style="text-align: center;">5</td> <td style="text-align: center;">5</td> <td></td> </tr> <tr> <td style="text-align: center;"><b>Physical Address</b></td> <td></td> <td style="text-align: center;"><b>3</b></td> <td style="text-align: center;"><b>7</b></td> <td style="text-align: center;"><b>6</b></td> <td style="text-align: center;"><b>A</b></td> <td style="text-align: center;"><b>5</b></td> <td style="text-align: center;"><b><u>i.e. 376A5H</u></b></td> </tr> </table>	CS		3	5	2	5	0	Implied Zero	IP	+	-	2	4	5	5		<b>Physical Address</b>		<b>3</b>	<b>7</b>	<b>6</b>	<b>A</b>	<b>5</b>	<b><u>i.e. 376A5H</u></b>	
CS		3	5	2	5	0	Implied Zero																				
IP	+	-	2	4	5	5																					
<b>Physical Address</b>		<b>3</b>	<b>7</b>	<b>6</b>	<b>A</b>	<b>5</b>	<b><u>i.e. 376A5H</u></b>																				
<b>b</b>	<b>Write ALP to count ODD and EVEN numbers in an array.</b>		<b>4 M</b>																								
<b>Ans</b>	<p>;Count ODD and EVEN No.S In Given ;Array Of 16 Bit No. ;Assume array of 10 no.s</p> <pre> CODE SEGMENT ASSUME CS:CODE,DS:DATA START: MOV AX,DATA         MOV DS,AX         MOV DX,0000H         MOV CX,COUNT         MOV SI, OFFSET ARRAY1 NEXT:   MOV AX,[SI]         ROR AX,01H         JC ODD_1         INC DL         JMP COUNT_IT ODD_1  : INC DH COUNT_IT: INC SI         INC SI         LOOP NEXT         MOV ODD_COUNT,DH         MOV EVENCNT,DL         MOV AH,4CH         INT 21H CODE ENDS  DATA SEGMENT ARRAY1 DW F423H, 6523H, B658H, 7612H, 9875H,         2300H, 1559H, 1000H, 4357H, 2981H COUNT DW 0AH ODD_COUNT DB ? EVENCNT DB ? </pre>		<p>Correct program: 4 M For basic logic may give 1-2 M</p>																								





		DATA ENDS END START	
	<b>c</b>	<b>Write ALP to perform block transfer operation of 10 numbers.</b>	<b>4 M</b>
	<b>Ans</b>	<pre>;Assume block of TEN 16 bit no.s ;Data Block Transfer Using String Instruction CODE SEGMENT ASSUME CS:CODE,DS:DATA,ES:EXTRA MOV AX,DATA MOV DS,AX MOV AX,EXTRA MOV ES,AX MOV CX,000AH LEA SI,BLOCK1 LEA DI,ES:BLOCK2 CLD REPNZ MOVSW MOV AX,4C00H INT 21H CODE ENDS DATA SEGMENT BLOCK1 DW 1001H,4003H,6005H,2307H,4569H, 6123H, 1865H, 2345H,4000H,8888H DATA ENDS EXTRA SEGMENT BLOCK2 DW ? EXTRA ENDS END</pre>	Correct program: 4 M For basic logic may give 1-2 M
	<b>d</b>	<b>Write ALP using procedure to solve equation such as <math>Z = (A+B) * (C+D)</math></b>	<b>4 M</b>
	<b>Ans</b>	<pre>; Procedure For Addition SUM PROC NEAR ADD AL,BL RET SUM ENDP  DATA SEGMENT NUM1 DB 10H NUM2 DB 20H NUM3 DB 30H NUM4 DB 40H RESULT DB? DATA ENDS  CODE SEGMENT ASSUME CS: CODE,DS:DATA</pre>	Correct program: 4 M For basic logic may give 1-2 M





MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION  
(Autonomous)  
(ISO/IEC - 27001 - 2013 Certified)

	<pre>START:MOV AX,DATA       MOV DS,AX       MOV AL,NUM1       MOV BL,NUM2       CALL SUM       MOV CL,AL       MOV AL, NUM3       MOV BL,NUM4       CALL SUM       MUL CL       MOV RESULT,AX  MOV AH,4CH INT 21H CODE ENDS END</pre>	
e	<b>Write ALP using macro to perform multiplication of two 8 Bit Unsigned numbers.</b>	<b>4 M</b>
Ans	<b>; Macro For Multiplication</b>  <b>PRODUCT MACRO FIRST,SECOND</b> MOV AL,FIRST MOV BL,SECOND MUL BL <b>PRODUCT ENDM</b>  <b>DATA SEGMENT</b> NO1 DB 05H NO2 DB 04H MULTIPLE DW ? <b>DATA ENDS</b>  <b>CODE SEGMENT</b> ASSUME CS: CODE,DS:DATA START:MOV AX,DATA MOV DS,AX <b>PRODUCT NO1,NO2</b> MOV MULTIPLE, AX  MOV AH,4CH INT 21H <b>CODE ENDS</b> <b>END</b>	Correct program: 4 M For basic logic may give 1-2 M
5	<b>Attempt any TWO :</b>	<b>12 M</b>
a	<b>Draw architectural block diagram of 8086 and describe its register organization.</b>	<b>6 M</b>





Ans




Diagram : 3M

List of Register : 1M,

Any 4 registers explanation :  
½ M each

### Register Organization of 8086

1. **AX** (Accumulator) – Used to store the result for arithmetic / logical operations
2. **BX** – Base – used to hold the offset address or data
3. **CX** – acts as a counter for repeating or looping instructions.
4. **DX** – holds the high 16 bits of the product in multiply (also handles divide operations)
5. **CS** – Code Segment – holds base address for all executable instructions in a program
6. **SS** - Base address of the stack
7. **DS** – Data Segment – default base address for variables
8. **ES** – Extra Segment – additional base address for memory variables in extra segment.
9. **BP** – Base Pointer – contains an assumed offset from the SS register.
10. **SP** – Stack Pointer – Contains the offset of the top of the stack.





	<p>11. <b>SI</b> – Source Index – Used in string movement instructions. The source string is pointed to by the SI register.</p> <p>12. <b>DI</b> – Destination Index – acts as the destination for string movement instructions</p> <p>13. <b>IP</b> – Instruction Pointer – contains the offset of the next instruction to be executed.</p> <p>14. <b>Flag Register</b> – individual bit positions within register show status of CPU or results of arithmetic operations.</p>	
<b>b</b>	<b>Demonstrate in detail the program development steps in assembly language programming.</b>	<b>6 M</b>
<b>Ans</b>	<p><b><u>Program Development steps</u></b></p> <ol style="list-style-type: none"> <li><b>1. Defining the problem</b> The first step in writing program is to think very carefully about the problem that you want the program to solve.</li> <li><b>2. Algorithm</b> The formula or sequence of operations or task need to perform by your program can be specified as a step in general English is called algorithm.</li> <li><b>3. Flowchart</b> The flowchart is a graphically representation of the program operation or task.</li> </ol> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p style="margin: 0;"><b>Flowchart Symbols</b></p> <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="border: 1px solid black; padding: 5px; width: 15%;">Process</div> <div style="border: 1px solid black; width: 20%; height: 40px; transform: rotate(-15deg); display: flex; align-items: center; justify-content: center;">Input/output</div> <div style="border: 1px solid black; width: 20%; height: 40px; transform: rotate(15deg); display: flex; align-items: center; justify-content: center;">Decision</div> </div> <div style="display: flex; justify-content: space-around; align-items: flex-start; margin-top: 10px;"> <div style="border: 1px solid black; width: 20%; height: 40px; display: flex; align-items: center; justify-content: center;">Subroutine</div> <div style="border: 1px solid black; border-radius: 15px; width: 20%; height: 30px; display: flex; align-items: center; justify-content: center;">Start/Termination</div> <div style="border: 1px solid black; width: 20%; height: 40px; border-radius: 50%; display: flex; align-items: center; justify-content: center;">Connector</div> </div> </div> <ol style="list-style-type: none"> <li><b>4. Initialization checklist</b> Initialization task is to make the checklist of entire variables, constants, all the registers, flags and programmable ports.</li> <li><b>5. Choosing instructions</b> We should choose those instructions that make program smaller in size and more importantly efficient in execution.</li> <li><b>6. Converting algorithms to assembly language program</b> Every step in the algorithm is converted into program statement using correct and efficient instructions or group of instructions.</li> </ol>	<p>Each step : 1M</p> <p>(Flowchart symbols are optional)</p>





<b>c</b>	<b>Illustrate the use of any three branching instructions.</b>	<b>6 M</b>
<b>Ans</b>	<p><b>BRANCH INSTRUCTIONS</b></p> <p>Branch instruction transfers the flow of execution of the program to a new address specified in the instruction directly or indirectly. When this type of instruction is executed, the CS and IP registers get loaded with new values of CS and IP corresponding to the location to be transferred.</p> <p><b><u>Unconditional Branch Instructions :</u></b></p> <p><b>1. CALL : Unconditional Call</b></p> <p>The CALL instruction is used to transfer execution to a subprogram or procedure by storing return address on stack. There are two types of calls- NEAR (Inter-segment) and FAR(Intra-segment call). Near call refers to a procedure call which is in the same code segment as the call instruction and far call refers to a procedure call which is in different code segment from that of the call instruction.</p> <p><b>Syntax: CALL procedure_name</b></p> <p><b>2. RET: Return from the Procedure.</b></p> <p>At the end of the procedure, the RET instruction must be executed. When it is executed, the previously stored content of IP and CS along with Flags are retrieved into the CS, IP and Flag registers from the stack and execution of the main program continues further.</p> <p><b>Syntax :RET</b></p> <p><b>3. JMP: Unconditional Jump</b></p> <p>This instruction unconditionally transfers the control of execution to the specified address using an 8-bit or 16-bit displacement. No Flags are affected by this instruction.</p> <p><b>Syntax : JMP Label</b></p> <p><b>4. IRET: Return from ISR</b></p> <p>When it is executed, the values of IP, CS and Flags are retrieved from the stack to continue the execution of the main program.</p> <p><b>Syntax: IRET</b></p> <p><b>Conditional Branch Instructions</b></p> <p>When this instruction is executed, execution control is transferred to the address specified relatively in the instruction</p> <p><b>1. JZ/JE Label</b> Transfer execution control to address 'Label', if ZF=1.</p> <p><b>2. JNZ/JNE Label</b> Transfer execution control to address 'Label', if ZF=0</p> <p><b>3. JS Label</b> Transfer execution control to address 'Label', if SF=1.</p>	Any 3 branch instructions: 2M each






	<p><b>4. JNS Label</b> Transfer execution control to address 'Label', if SF=0.</p> <p><b>5. JO Label</b> Transfer execution control to address 'Label', if OF=1.</p> <p><b>6. JNO Label</b> Transfer execution control to address 'Label', if OF=0.</p> <p><b>7. JNP Label</b> Transfer execution control to address 'Label', if PF=0.</p> <p><b>8. JP Label</b> Transfer execution control to address 'Label', if PF=1.</p> <p><b>9. JB Label</b> Transfer execution control to address 'Label', if CF=1.</p> <p><b>10. JNB Label</b> Transfer execution control to address 'Label', if CF=0.</p> <p><b>11. JCXZ Label</b> Transfer execution control to address 'Label', if CX=0</p> <p><b>Conditional LOOP Instructions.</b></p> <p><b>12. LOOP Label :</b> Decrease CX, jump to label if CX not zero.</p> <p><b>13.LOOPE label</b> Decrease CX, jump to label if CX not zero and Equal (ZF = 1).</p> <p><b>14.LOOPZ label</b> Decrease CX, jump to label if CX not zero and ZF= 1.</p> <p><b>15.LOOPNE label</b> Decrease CX, jump to label if CX not zero and Not Equal (ZF = 0).</p> <p><b>16. LOOPNZ label</b> Decrease CX, jump to label if CX not zero and ZF=0</p>	
<b>6</b>	<b>Attempt any TWO :</b>	<b>12 M</b>
<b>a</b>	<b>Describe any six addressing modes of 8086 with suitable diagram.</b>	<b>6 M</b>





Ans


**Different addressing modes of 8086 :**



Any 6  
addressing  
modes correct  
description:  
1M each

**1. Immediate:** In this addressing mode, immediate data is a part of instruction, and appears in the form of successive byte or bytes.

ex. MOV AX, 0050H



**2. Direct:** In the direct addressing mode, a 16 bit address (offset) is directly specified in the instruction as a part of it.

ex. MOV AX, [1 0 0 0 H]




**3. Register:** In register addressing mode, the data is stored in a register and it is referred using the particular register. All the registers except IP may be used in this mode.

ex. 1)MOV AX,BX





	<p data-bbox="497 331 672 365"><b>Instruction</b></p> <div data-bbox="497 365 1487 451"></div> <p data-bbox="1100 331 1231 365"><b>Register</b></p>	
	<p data-bbox="476 574 1830 765"><b>4. Register Indirect:</b> In this addressing mode, the address of the memory location which contains data or operand is determined in an indirect way using offset registers. The offset address of data is in either BX or SI or DI register. The default segment register is either DS or ES.</p> <p data-bbox="476 808 853 859">e.g. MOV AX, [BX]</p> <p data-bbox="476 908 1830 1051"><b>5. Indexed:</b> In this addressing mode offset of the operand is stored in one of the index register. DS and ES are the default segments for index registers SI and DI respectively</p> <p data-bbox="476 1093 825 1145">e.g. MOV AX, [SI]</p> <p data-bbox="476 1279 1830 1470"><b>6. Register Relative:</b> In this addressing mode the data is available at an effective address formed by adding an 8-bit or 16-bit displacement with the content of any one of the registers BX, BP, SI and DI in the default either DS or ES segment.</p> <p data-bbox="476 1513 926 1565">e.g. MOV AX, 50H[BX]</p> <p data-bbox="476 1699 1830 1890"><b>7. Based Indexed:</b> In this addressing mode the effective address of the data is formed by adding the content of a base register (any one of BX or BP) to the content of an index register (any one of SI or DI). The default segment register may be ES or DS.</p> <p data-bbox="476 1933 926 1984">e.g. MOV AX, [BX][SI]</p> <p data-bbox="476 2119 1830 2261"><b>8. Relative Based Indexed:</b> The effective address is formed by adding an 8-bit or 16-bit displacement with the sum of contents of any one of the base register (BX or BP) and any one of the index registers in a default segment.</p> <p data-bbox="476 2304 1013 2356">e.g. MOV AX, 50H[BX][SI]</p> <p data-bbox="476 2404 991 2456"><b>9. Implied addressing mode:</b></p>	





	<p>No address is required because the address is implied in the instruction itself. e.g NOP,STC,CLI,CLD,STD</p> <p style="text-align: center;"><b>Instruction</b></p> <div style="border: 1px solid black; width: 150px; height: 30px; margin: 10px auto; text-align: center; color: green;">Data</div>	
<b>b</b>	<p>Select an appropriate instruction for each of the following &amp; write :</p> <p>i) Rotate the content of DX to write 2 times without carry</p> <p>ii) Multiply content of AX by 06H</p> <p>iii) Load 4000H in SP register</p> <p>iv) Copy the contents of BX register to CS</p> <p>v) Signed division of BL and AL</p> <p>vi) Rotate AX register to right through carry 3 times.</p>	<b>6 M</b>
<b>Ans</b>	<p>i)</p> <p>MOV CL,02H ROR DX,CL</p> <p style="text-align: center;">(OR)</p> <p>ROR DX,03H</p> <p>ii)</p> <p style="text-align: center;">MOV BX,06h MUL BX</p> <p>iii)</p> <p>MOV SP,4000H</p> <p>iv)</p> <p><b>The contents if CS register cannot be modified directly , Hence no instructions are used However examiner can give marks if question is attempted.</b></p> <p>v)</p>	Each correct answer : 1 M each



	<p>IDIV BL</p> <p>vi)</p> <p>MOV CL,03H</p> <p>RCR AX,CL</p> <p>(OR)</p> <p>RCR AX,03H</p>	
<b>c</b>	<b>Write an ALP to arrange numbers in array in descending order.</b>	<b>6 M</b>
<b>Ans</b>	<p><b>DATA SEGMENT</b> ARRAY DB 15H,05H,08H,78H,56H <b>DATA ENDS</b> <b>CODE SEGMENT</b> START:ASSUME CS:CODE,DS:DATA MOV DX,DATA MOV DS,DX MOV BL,05H</p> <p>STEP1: MOV SI,OFFSET ARRAY MOV CL,04H STEP: MOV AL,[SI] CMP AL,[SI+1] JNC DOWN</p> <p>XCHG AL,[SI+1] XCHG AL,[SI]</p> <p>DOWN:ADD SI,1 LOOP STEP DEC BL JNZ STEP1 MOV AH,4CH INT 21H <b>CODE ENDS</b> <b>END START</b></p>	<p>Correct Program: 6M (For basic logic may give 2-4 M)</p>





WINTER – 2022 EXAMINATION

Subject Name: Microprocessor

Model Answer

Subject Code:

22415

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.


Q. No.	Sub Q. N.	Answer	Marking Scheme
1		<b>Attempt any <u>FIVE</u> of the following:</b>	<b>10 M</b>
	a)	<b>State the function of the following pins of 8086 microprocessor.</b> <b>(i) ALE (ii) DT/<math>\bar{R}</math></b>	<b>2 M</b>
	Ans	<b>(i) ALE (Pin number 25)</b> – ALE is an abbreviation for address latch enable. Whenever an address is present in the multiplexed address and data bus, then the microprocessor enables this pin. This is done to inform the peripherals and memory devices about fetching of the data or instruction at that memory location. <b>(ii) DT/<math>\bar{R}</math> (Pin number 27)</b> – This pin is used to show whether the data is getting transmitted or is received. A high signal at this pin provides the information regarding the transmission of data. While a low indicates reception of data.	Each 1 M
	b)	<b>Write an assembly language instruction of 8086 microprocessor to</b> <b>i) Divide the content of AX register by 50H.</b> <b>ii) Rotate the content of BX register by 4-bit towards left.</b>	<b>2 M</b>
	Ans	(i) Divide the content of AX register by 50H: MOV BL,50H DIV BL (ii) Rotate the content of BX register by 4 bits towards left: MOV CL,04H	Correct Instruction: 1 M each



	ROL BX, CL OR MOV CL,04H RCL BX, CL																						
c)	List directives used for procedure.	2 M																					
Ans	The assembler directive that are used for defining a procedure in the 8086 microprocessors are: <b>PROC and ENDP</b>	Each 1 M																					
d)	State any two differences between FAR and NEAR procedure.	2 M																					
Ans	<table border="1"> <thead> <tr> <th>SR.NO</th> <th>NEAR PROCEDURE</th> <th>FAR PROCEDURE</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>A near procedure refers to a procedure which is in the same code segment from that of the call instruction.</td> <td>A far procedure refers to a procedure which is in the different code segment from that of the call instruction.</td> </tr> <tr> <td>2.</td> <td>It is also called intra-segment procedure.</td> <td>It is also called inter-segment procedure call.</td> </tr> <tr> <td>3</td> <td>A near procedure call replaces the old IP with new IP.</td> <td>A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.</td> </tr> <tr> <td>4.</td> <td>The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)</td> <td>The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)</td> </tr> <tr> <td>5.</td> <td>Less stack locations are required</td> <td>More stack locations are required</td> </tr> <tr> <td>6.</td> <td>Example :- Call Delay</td> <td>Example :- Call FAR PTR Delay</td> </tr> </tbody> </table>	SR.NO	NEAR PROCEDURE	FAR PROCEDURE	1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.	2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.	3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.	4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)	5.	Less stack locations are required	More stack locations are required	6.	Example :- Call Delay	Example :- Call FAR PTR Delay	Any 2 Valid points: each 1 M
SR.NO	NEAR PROCEDURE	FAR PROCEDURE																					
1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.																					
2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.																					
3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.																					
4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)																					
5.	Less stack locations are required	More stack locations are required																					
6.	Example :- Call Delay	Example :- Call FAR PTR Delay																					
e)	Write algorithm to find sum of a series of numbers.	2 M																					
Ans	<ol style="list-style-type: none"> <li>1) Load the count in CX and clear AX and BX.</li> <li>2) Store the starting address in SI.</li> <li>3) Move data stored at address pointed by SI in DX.</li> <li>4) Add AX=AX+DX.</li> <li>5) If carry exists, increment BX.</li> <li>6) Increment SI twice. Decrement CX.</li> <li>7) If CX is not zero, return to step 3.</li> <li>8) Store the sum (AX) and carry (BX) in memory.</li> <li>9) Terminate the program.</li> </ol>	Any other correct relevant algorithm 2 M																					
f)	What is the use of REP in string related instruction? Explain.	2 M																					
Ans	<p><b>REP:</b> REP is a prefix which is written before one of the string instructions. It will cause During length counter CX to be decremented and the string instruction to be repeated until CX becomes 0.</p>	1M- Definition, 1M-Explanation																					



		<p><b>Two more prefix.</b>  <b>REPE/REPZ:</b> Repeat if Equal /Repeat if Zero.          It will cause string instructions to be repeated as long as the compared by words Are equal and CX≠0.  <b>REPNE/REPZ:</b> Repeat if not equal/Repeat if not zero.          It repeats the strings instructions as long as compared bytes or words are not equal And CX≠0.  <b>Example:</b> REP MOVSB</p>					
	<b>g)</b>	<b>Differentiate between ROL and RCL.</b>	<b>2 M</b>				
	<b>Ans</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%; text-align: center;">ROL</th> <th style="width: 50%; text-align: center;">RCL</th> </tr> </thead> <tbody> <tr> <td style="vertical-align: top;"> <ul style="list-style-type: none"> <li>Rotate left byte or word</li> <li>Syntax: ROL Destination, Count</li> </ul> </td> <td style="vertical-align: top;"> <ul style="list-style-type: none"> <li>Rotate through carry left byte or word</li> <li>Syntax: RCL Destination, Count Can be used to Swap the nibbles Cannot be used to swap the nibbles</li> </ul> </td> </tr> </tbody> </table>	ROL	RCL	<ul style="list-style-type: none"> <li>Rotate left byte or word</li> <li>Syntax: ROL Destination, Count</li> </ul>	<ul style="list-style-type: none"> <li>Rotate through carry left byte or word</li> <li>Syntax: RCL Destination, Count Can be used to Swap the nibbles Cannot be used to swap the nibbles</li> </ul>	1M- For Each Point
ROL	RCL						
<ul style="list-style-type: none"> <li>Rotate left byte or word</li> <li>Syntax: ROL Destination, Count</li> </ul>	<ul style="list-style-type: none"> <li>Rotate through carry left byte or word</li> <li>Syntax: RCL Destination, Count Can be used to Swap the nibbles Cannot be used to swap the nibbles</li> </ul>						
<b>2.</b>		<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>				
	<b>a)</b>	<b>What do you mean by procedure? Explain re-entrant and re-entrant procedure.</b>	<b>4 M</b>				
	<b>Ans</b>	<p><b>A procedure</b> is a set of code to be executed several times in a program, and called whenever required. A repeated group of instruction in a program can be organized as subprogram. The subprograms are called as <b>subroutine or procedures</b> in assembly language programming which allows reuse of program code. A procedure is a set of the program statements that can be processed independently.</p> <p><b>Re-entrant Procedures:</b></p> <ul style="list-style-type: none"> <li>A procedure is said to be re-entrant, if it can be interrupted, used and re-entered without losing or writing over anything. To be a re-entrant,</li> <li>Procedure must first push all the flags and registers used in the procedure.</li> <li>It should also use only registers or stack to pass parameters.</li> <li>The flow of re-entrant procedure for a multiply procedure when interrupt procedure is executed, as shown below.</li> </ul>	Definition 2 M  Explanation 2 M				



b) What is memory segmentation? Explain it with reference to 8086 microprocessor.

4 M

**Ans** **Memory Segmentation:** Segmentation is the process in which the main memory of the computer is logically divided into different segments and each segment has its own base address. It is basically used to enhance the speed of execution of the computer system, so that the processor is able to fetch and execute the data from the memory easily and fast.

2M

-Explanation

The memory in an 8086 microprocessor is organized as a segmented memory. The physical memory is divided into 4 segments namely, - Data segment, Code Segment, Stack Segment and Extra Segment.

2M -Diagram

**Description:**

- Data segment is used to hold data, Code segment for the executable program, Extra segment also holds data specifically in strings and stack segment is used to store stack data.
- Each segment is 64Kbytes & addressed by one segment register. i.e CS,DS,ES or SS
- The 16 bit segment register holds the starting address of the segment.
- The offset address to this segment address is specified as a 16-bit displacement (offset) between 0000 to FFFFH. Hence maximum size of any segment is  $2^{16}=64K$  locations.
- Since the memory size of 8086 is 1Mbytes, total 16 segments are possible with each having 64Kbytes.
- The offset address values are from 0000H to FFFFH so the physical address range from 00000H to FFFFFH.





	<p><b>Ans</b> <b>CALL Instruction:</b> It is used to transfer program control to the sub-program or subroutine. The CALL can be NEAR, where the procedure is in the same segment whereas in FAR CALL, procedure is in a different segment.</p> <p><b>Syntax:</b> CALL procedure name (direct/indirect)</p> <p><b>Operation:</b> Steps executed during CALL</p> <p><b>Example:</b></p> <p>1) For Near CALL SP ← SP - 2 Save IP on stack IP address of procedure</p> <p>2) For Far call SP ← SP - 2 Save CS on stack CS New segment base containing procedure SP ← SP - 2 Save IP on stack IP Starting address of called procedure</p> <p><b>RET instruction:</b> it is used to transfer program execution control from a procedure to the next instruction immediate after the CALL instruction in the calling program.</p> <p><b>Syntax:</b> RET</p> <p><b>Operation:</b> Steps executed during RET</p> <p><b>Example:</b></p> <p>1) For Near Return IP Content from top of stack SP ← SP + 2</p> <p>2) For Far Return IP Contents from top of stack SP ← SP + 2 CS Contents of top of stack SP ← SP + 2</p>	2M-For Each Instruction
3.	<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
	a) <b>Describe register organization of 8086 microprocessor.</b>	<b>4 M</b>
	<p><b>Ans</b> <b>Register Organization of 8086</b></p> <p>1. AX (Accumulator) - Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16-bit register AX. AL in this case contains the low-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations, rotate and string manipulation.</p> <p>2. BX – This register is mainly used as a base register. It holds the starting base location of a memory region within a data segment. It is used as offset storage for forming physical address in case of certain addressing mode.</p> <p>3. CX – It is used as default counter or count register in case of string and loop instructions.</p>	2M-For Diagram, 2M-For Explanation







**Pointers and index registers.**

The pointers contain within the particular segments. The pointers IP, BP, SP usually contain offsets within the code, data and stack segments respectively.

**Stack Pointer (SP)** is a 16-bit register pointing to program stack in stack segment.

**Base Pointer (BP)** is a 16-bit register pointing to data in stack segment.

**Source Index (SI)** is a 16-bit register. SI is used for indexed, based indexed and register

Indirect addressing, as well as a source data addresses in string manipulation instructions.

**Destination Index (DI)** is a 16-bit register. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation Instructions.

**b) Write an assembly language program to add BCD numbers in an array of 10 numbers. Assume suitable array. Store the result at the end of the array.**

**4 M**

**Ans Addition of 10 BCD numbers in Series**

```
.MODEL SMALL
.STACK 100
.DATA
ARRAY DB 1,2,3,4,5,6,7,8,9,10
SUM_LSB DB 0
SUM_MSB DB 0
.CODE
MOV AX , @DATA ; Intializing data segment
MOV DS , AX

MOV CX , 10 ; Initialize byte counter
MOV SI , OFFSET ARRAY ; Initialize memory pointer

UP:
MOV AL , [SI] ; Read byte from memory
ADD SUM_LSB , AL ; Add with sum
DAA
JNC NEXT
INC SUM_MSB
NEXT:
INC SI ; Increment memory pointer
LOOP UP ; Decrement byte counter
; If byte counter==0 then exit
; else read next number
MOV DL , SUM_MSB
MOV AH , 2
```

4M- For Correct Program



	<pre>INT 21H  MOV DL , SUM_LSB MOV AH , 2 INT 21H  MOV AH , 4CH INT 21H END</pre>	
c)	<b>Write a procedure to find factorial of given number.</b>	<b>4 M</b>
<b>Ans</b>	<p><b>Procedure to find the factorial.</b></p> <pre>DATA SEGMENT NUM DB 04H DATA ENDS CODE SEGMENT START: ASSUME CS:CODE, DS:DATA MOV AX,DATA MOV DS,AX CALL FACTORIAL MOV AH,4CH INT 21H PROC FACTORIAL MOV BL,NUM ; TAKE NO IN BL REGISTER MOV CL,BL ;TAKE CL AS COUNTER DEC CL ;DECREMENT CL BY 1 MOV AL,BL UP: DEC BL ;DECREMENT BL TO GET N-1 MUL BL ;MULTIPLY CONTENT OF N BY N-1 DEC CL ;DECREMENT COUNTER JNZ UP ;REPEAT TILL ZERO RET FACTORIAL ENDP CODE ENDS END START</pre> <p><b>(OR)</b></p> <pre>DATA SEGMENT A DW 0005H FACT_LSB DW? FACT_MSB DW? DATA ENDS CODE SEGMENT ASSUME DS:DATA,CS:CODE</pre>	4M- For Correct Program



```
START:MOV AX,DATA
MOV DS,AX
CALL FACTORIAL
MOV AH,4CH
INT 21H
FACTORIAL PROC
MOV AX,A
MOV BX,AX
DEC BX
UP: MUL BX ; MULTIPLY AX * BX
MOV FACT_LSB,AX ;ANS DX:AX PAIR
MOV FACT_MSB,DX
DEC BX
CMP BX,0
JNZ UP
RET
FACTORIAL ENDP
CODE ENDS
END START
```

d) Write an assembly language program for conversion of BCD to Hexe number.

4 M

Ans

```
Registers used : AL, BL, CL, DX, AH
Procedures used : none
Segments used : Code, Data
DATA SEGMENT
    BCD_NO DB 1 DUP (?)           ; BCD (2 DIGIT packed BCD)
    HEX_NO DB 1 DUP (0)         ; Store hex equivalent here
DATA ENDS
CODE SEGMENT
    ASSUME CS : CODE, DS : DATA
    MOV DX, DATA               ; Initialization of Data
    MOV DS, DX                  ; Segment register
    MOV AL, BCD_NO              ; Load the BCD number in AL
```

4M- For Correct Program





```

MOV BL, AL           ; Store it in BL
AND BL, 0FH         ; Mask the lower BCD digit
AND AL, 0F0H       ; Mask the upper BCD digit
MOV CL, 04H        ; Swap the nibbles
ROR AL, CL
MOV DL, 0AH        ;
MUL DL             ; Multiply the upper BCD digit with 0AH
ADD AL, BL
MOV HEX_NO, AL     ; Store the Hex equivalent result
MOV AH, 4CH        ; Program termination with
INT 21 H           ; return code
CODE ENDS          ; End of code segment
END

```


4. Attempt any **THREE** of the following:

12 M

a) Draw functional block diagram of 8086 microprocessor.

4 M

Ans



4M-For Block Diagram



	<b>b)</b>	<b>Write an assembly language program to arrange the numbers in ascending order (Assume suitable data).</b>	<b>4 M</b>
	<b>Ans</b>	<pre>DATA SEGMENT ARRAY DB 15h,05h,08h,78h,56h, 60h, 54h, 35h, 24h, 67h DATA ENDS CODE SEGMENT START: ASSUME CS: CODE, DS:DATA MOV DX, DATA MOV DS, DX MOV BL,0AH step1: MOV SI,OFFSET ARRAY MOV CL,09H step: MOV AL,[SI] CMP AL,[SI+1] JC Down XCHG AL,[SI+1] XCHG AL,[SI] Down : ADD SI,1 LOOP step DEC BL JNZ step1 MOV AH,4CH INT 21H  CODE ENDS END START</pre>	4M- For Correct Program
	<b>c)</b>	<b>Write an assembly language program to Count No. of 1's in a 16-bit number.</b>	<b>4 M</b>
	<b>Ans</b>	<pre>Assume the number to be stored in BX register. Store the result in CX register. MODEL SMALL .DATA NUM DW 0008H ONES DB 00H .CODE START: MOV AX,@DATA MOV DS,AX MOV CX, 10H           ; initialize rotation counter by 16 MOV BX, NUM           ; load number in BX UP: ROR BX, 1         ; rotate number by 1 bit right JNC DN                ; if bit not equal to 1 then go to DN INC ONES              ; else increment ones by one DN: LOOP UP           ; decrement rotation counter by 1 and if not zero                        then go to up</pre>	4M- For Correct Program



	<pre>MOV CX, ONES           ; move result in cx register. MOV AH, 4CH INT 21H ENDS END           ; end of program.</pre>	
<b>d)</b>	<p>Write an assembly language program using MACRO to perform following operation.</p> $X = (A + B) * (C + D)$	<b>4 M</b>
<b>Ans</b>	<pre>.Model small add_no1 macro a,b,res_add1 mov al,a add al,b mov res_add1,al endm add_no2 macro c,d,res_add2 mov al,c add al,d mov res_add2,al endm  multiply_num macro res_add1,res_add2 mov al,res_add1 mul res_add2 endm  .Data a db 02h b db 03h c db 04h d db 05h res_add1 db ? res_add2 db ? ends  .Code start :     mov ax,@data     mov ds,ax     mov al,a     mov bl,b     mov cl,c     mov dl,d     add al,bl     add cl,dl</pre>	4M- For Correct Program





	<pre>mov res_add1,al mov res_add2,cl multiply_num res_add1,res_add2 mov ah,4ch int 21h ends end</pre>	
e)	<b>Describe with suitable example how parameter is passed on the stack in 8086 assembly language procedure.</b>	<b>4 M</b>
<b>Ans</b>	<p>In order to pass the parameters using stack we push them on the stack before the call for the procedure in the main program. The instructions used in the procedure read these parameters from the stack. Whenever stack is used to pass parameters, it is important to keep a track of what is pushed on the stack and what is popped off the stack in the main program.\</p> <p>Example:</p> <pre>.model small .data MULTIPLICAND DW 1234H MULTIPLIER DW 4232H .code MOV AX, @data MOV DS, AX : : PUSH MULTIPLICAND PUSH MULTIPLIER CALL MULTI : : MULTI PROC NEAR PUSH BP MOV BP, SP ; Copies offset of SP into BP MOV AX, [BP + 6] ; MULTIPLICAND value is available at ; [BP + 6] and is passed to AX MUL WORD PTR [BP + 4] ; MULTIPLIER value is passed POP BP RET ; Increments SP by 4 to return address MULTI ENDP ; End procedure END</pre>	2M-For Explanation,2M-For Example
5.	<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>



a)	<p><b>Define logical and effective address, Describe physical address generation process in S086 microprocessor. Calculate physical address by taking suitable DS, CS and IP.</b></p>	<b>6 M</b>
Ans	<p><b>Logical Address:</b> It is generated by CPU in perspective of program. A logical address may be different from the physical address due to the operation of an address translator or mapping function.</p> <p><b>Effective Address or Offset Address:</b> The offset for a memory operand is called the operand's effective address or EA. It is an unassigned 16 bit number that expresses the operand's distance in bytes from the beginning of the segment in which it resides. In 8086 we have base registers and index registers.</p> <p><b>Generation of 20 bit physical address in 8086:-</b></p> <ol style="list-style-type: none"> <li>1. Segment registers carry 16 bit data, which is also known as base address.</li> <li>2. BIU appends four 0 bits to LSB of the base address. This address becomes 20-bit address.</li> <li>3. Any base/pointer or index register carries 16 bit offset.</li> <li>4. Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location</li> </ol> <div style="text-align: center;"> <pre> graph TD     OV[OFFSET VALUE 15-----0] --&gt; SR[SEGMENT REGISTER 19-----5   5-----0 0H]     SR --&gt; AD[ADDER]     AD --&gt; PA[20 BIT PHYSICAL ADDRESS]           </pre> </div> <p>For example if CS = 1000H and IP = 1100H, the microprocessor fetches its next instruction from Physical address=Segment base address*10+Offset (Effective) address =CS*10+IP =1000H*10+1100H =11100H.</p>	<p>Definition-2 M</p> <p>Description-2 M</p> <p>Calculation Example-2 M</p>
b)	<p><b>State the function of following assembly language programing tools:</b></p> <p><b>(i) Assembler (ii) Linker (ii) Debugger</b></p>	<b>6 M</b>
Ans	<p><b>(i)Assembler</b></p> <ol style="list-style-type: none"> <li>a) Assembler is a program that translates assembly language program to the correct binary code for each instruction i.e. machine code and generate the file called as object file with extension .obj.</li> <li>b) It also displays syntax errors in the program, if any.</li> <li>c) It can also be used to produce list (.lst) which contains assembly language statements, binary codes, and offset address for each instruction. Example; TASM, MASM.</li> </ol> <p><b>(ii)Linker</b></p> <ol style="list-style-type: none"> <li>a) It is a programming tool used to convert Object code into executable program.</li> <li>b) It combines ,if requested ,more than one separated assembled modules into one executable</li> </ol>	2 M each



	<p>Module such as two or more assembly programs. c) It generates .EXE module Example; TLINK. <b>(iii)Debugger</b> a) Debugger is a program that allows the execution of program in single step mode under the control of the user. b) The errors in program can be located and corrected using a debugger. Example; TD.</p>	
c)	<b>Describe different addressing modes of 8086 with one suitable example each.</b>	<b>6 M</b>
Ans	<p><b>1. Immediate addressing mode:</b> An instruction in which 8-bit or 16-bit operand (data) is specified in the instruction, then the addressing mode of such instruction is known as Immediate addressing mode. <b>Example:</b> MOV AX, 3040H</p> <p><b>2. Register addressing mode</b> An instruction in which an operand (data) is specified in general purpose registers, then the addressing mode is known as register addressing mode. <b>Example:</b> MOV AX,BX</p> <p><b>3. Direct addressing mode</b> An instruction in which 16 bit effective address of an operand is specified in the instruction, and then the addressing mode of such instruction is known as direct addressing mode. <b>Example:</b> MOV BL,[3000H]</p> <p><b>4. Register Indirect addressing mode</b> An instruction in which address of an operand is specified in pointer register or in index register or in BX, then the addressing mode is known as register indirect addressing mode. <b>Example:</b> MOV AX, [BX]</p> <p><b>5. Indexed addressing mode</b> An instruction in which the offset address of an operand is stored in index registers (SI or DI) then the addressing mode of such instruction is known as indexed addressing mode. DS is the default segment for SI and DI. For string instructions DS and ES are the default segments for SI and DI resp. this is a special case of register indirect addressing mode. <b>Example:</b> MOV AX,[SI]</p> <p><b>6. Based Indexed addressing mode:</b> An instruction in which the address of an operand is obtained by adding the content of base register (BX or BP) to the content of an index register (SI or (DI) The default segment register may be DS or ES</p>	Any 6 mode with example 1 M each





	<p><b>Example:</b> MOV AX, [BX+SI]</p> <p><b>7. Register relative addressing mode:</b> An instruction in which the address of the operand is obtained by adding the displacement (8-bit or 16 bit) with the contents of base registers or index registers (BX, BP, SI, DI). The default segment register is DS or ES.</p> <p><b>Example:</b> MOV AX, [BX+50H]</p> <p><b>8. Relative Based Indexed addressing mode</b> An instruction in which the address of the operand is obtained by adding the displacement (8 bit or 16 bit) with the base registers (BX or BP) and index Registers (SI or DI) to the default segment.</p> <p><b>Example:</b> MOV AX, [BX+SI+50H]</p>	
6.	<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>
a)	<b>Describe different branching instructions used in 8086 microprocessor in brief.</b>	<b>6 M</b>
<b>Ans</b>	<p>Branch instruction transfers the flow of execution of the program to a new address specified in the instruction directly or indirectly. When this type of instruction is executed, the CS and IP registers get loaded with new values of CS and IP corresponding to the location to be transferred</p> <p>Unconditional Branch Instructions:</p> <p>1. CALL: Unconditional Call The CALL instruction is used to transfer execution to a subprogram or procedure by storing return address on stack There are two types of calls.</p> <p>NEAR (Inter-segment) and FAR(Intra-segment call). Near call refers to a procedure call which is in the same code segment as the call instruction and far call refers to a procedure call which is in different code segment from that of the call instruction.</p> <p>Syntax: CALL procedure name</p> <p>2. RET: Return from the Procedure. At the end of the procedure, the RET instruction must be executed. When it is executed, the previously stored content of IP and CS along with Flags are retrieved into the CS, IP and Flag registers from the stack and execution of the main program continues further.</p> <p>Syntax :RET</p> <p>3. JMP: Unconditional Jump This instruction unconditionally transfers the control of execution to the specified address using an 8-bit or 16-bit displacement. No Flags are affected by this instruction.</p> <p>Syntax : JMP Label</p> <p>4. IRET: Return from ISR When it is executed, the values of IP, CS and Flags are retrieved from the stack to continue the execution of the main program.</p>	Any 3 branch instructions: 2 M each



	<p>Syntax: IRET</p> <p>Conditional Branch Instructions When this instruction is executed, execution control is transferred to the address specified relatively in the instruction</p> <p>1. JZ/JE Label :</p> <p>Transfer execution control to address 'Label', if ZF=1.</p> <p>2. JNZ/JNE Label :</p> <p>Transfer execution control to address 'Label', if ZF=0</p> <p>3. JS Label :</p> <p>Transfer execution control to address 'Label', if SF=1</p> <p>4. JNS Label</p> <p>Transfer execution control to address 'Label', if SF=0.</p> <p>5. JO Label</p> <p>Transfer execution control to address 'Label', if OF=1.</p> <p>6. JNO Label</p> <p>Transfer execution control to address 'Label', if OF=0.</p> <p>7. JNP Label</p> <p>Transfer execution control to address 'Label', if PF=0.</p> <p>8. JP Label</p> <p>Transfer execution control to address 'Label', if PF=1.</p> <p>9. JB Label</p> <p>Transfer execution control to address 'Label', if CF=1.</p> <p>10. JNB Label</p> <p>Transfer execution control to address 'Label', if CF=0.</p> <p>11. JCXZ Label</p> <p>Transfer execution control to address 'Label', if CX=0</p>	
<b>b)</b>	<b>Explain the following instructions of 8086:</b> <b>i) DAA (ii) ADC (ii) XCHG</b>	<b>6 M</b>
<b>Ans</b>	<b>i) DAA</b> – Used to adjust the decimal after the addition operation. It makes the result in Packed BCD from after BCD addition is performed. It works only on AL register.	2 M for each instruction




	<p>All flags are updated; OF becomes Undefined after this instruction. <b><u>For AL register ONLY</u></b> If D3 – D0 &gt; 9 OR Auxiliary Carry Flag is Set, ADD 06H to AL. If D7 – D4 &gt; 9 OR Carry Flag is Set, ADD 60 H to AL. <b><u>Assume :</u></b> AL = 14H,                   CL = 28H Then ADD AL,CL gives                   AL = 3CH Now DAA gives                   AL = 42(06 is added to AL as C &gt; 9)</p> <p>ii) ADC – Used to add with carry. ADDs the source to destination with carry and stores the result back into destination e.g. ADC BX,CX will give BX= BX+ CX+ Carry flag</p> <p>iii) XCHG- Used to exchange the data from two locations. This instruction exchanges the contents of a register with the contents of another register or memory location. Example: XCHG AX, BX; Exchange the word in AX with word in BX.</p>	
c)	<b>Draw flow chart and write assembly language program to reverse the word in string.</b>	<b>6 M</b>
Ans	<pre>DATA SEGMENT STRB DB 'COMPUTERS' REV DB 0FH DUP(?) DATA ENDS CODE SEGMENT START:ASSUME CS:CODE,DS:DATA MOV DX,DATA MOV DS,DX LEA SI,STRB MOV CL,0FH LEA DI,REV ADD DI,0FH UP:MOV AL,[SI] MOV [DI],AL INC SI DEC DI LOOP UP MOV AH,4CH INT 21H CODE ENDS END START</pre>	Correct program-3 M  Flowchart- 3 M





Ans





--	--	--	--





SUMMER – 19 EXAMINATION

Subject Name: MICROPROCESSOR

Model Answer

Subject Code: 22415

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme
1.		<b>Attempt any Five of the following:</b>	<b>10M</b>
	a	<b>State the function of READY and INTR pin of 8086</b>	<b>2M</b>
	Ans	<b>Ready:</b> It is used as acknowledgement from slower I/O device or memory. It is Active high signal, when high; it indicates that the peripheral device is ready to transfer data. <b>INTR</b> This is a level triggered interrupt request input, checked during last clock cycle of each instruction to determine the availability of request. If any interrupt request is occurred, the processor enters the interrupt acknowledge cycle.	Each correct function 1M
	b	<b>What is role of XCHG instruction in assembly language program? Give example</b>	<b>2M</b>
	Ans	<b>Role of XCHG:</b> This instruction exchanges the contents of a register with the contents of another register or memory location. <b>Example:</b>  XCHG AX, BX ; Exchange the word in AX with word in BX.	Correct role:1M Correct example : 1M





			(any other example allowed)
	<b>c</b>	<b>List assembly language programming tools.</b>	<b>2M</b>
	<b>Ans</b>	1. Editors 2. Assembler 3. Linker 4. Debugger.	Each ½ M
	<b>d</b>	<b>Define Macro.Give syntax.</b>	<b>2M</b>
	<b>Ans</b>	<b>Macro:</b> Small sequence of the codes of the same pattern are repeated frequently at different places which perform the same operation on the different data of same data type, such repeated code can be written separately called as Macro.  <b>Syntax:</b>  Macro_name      MACRO[arg1,arg2,.....argN)  .....  End	Definition1M Syntax 1M
	<b>e</b>	<b>Draw flowchart for multiplication of two 16 bit numbers.</b>	<b>2M</b>
	<b>Ans</b>	<pre>graph TD; Start([START]) --&gt; Input[/AX ← Num1 BX ← Num2/]; Input --&gt; Process[DX, AX ← (AX)*(BX)]; Process --&gt; Process2[DX ← MS Word of Product AX ← LS Word of Product]; Process2 --&gt; Output[/[Product] ← AX [Product+1] ← DX/]; Output --&gt; Stop([STOP]);</pre>	Correct flowchart: 2M(consider any relevant flowchart also)
	<b>f</b>	<b>Draw machine language instruction format for Register-to-Register transfer.</b>	<b>2M</b>





	<b>Ans</b>	$  \begin{array}{c}  D_7 \qquad \qquad \qquad D_0 \\  \boxed{OP\ CODE} \quad   \quad d \quad   \quad w \\  \hline  D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0 \\  \boxed{1\ 1} \quad   \quad REG \quad   \quad R/M  \end{array}  $	Correct diagram 2M																		
	<b>g</b>	<b>State the use of STC and CMC instruction of 8086.</b>	<b>2M</b>																		
	<b>Ans</b>	STC – This instruction is used to Set Carry Flag. $CF \leftarrow 1$ CMC – This instruction is used to Complement Carry Flag. $CF \leftarrow \sim CF$	Each correct use 1M																		
	<b>2.</b>	<b>Attempt any Three of the following:</b>	<b>12M</b>																		
	<b>a</b>	<b>Give the difference between intersegment and intrasegment CALL</b>	<b>4M</b>																		
	<b>Ans</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Sr.no</th> <th style="width: 40%;">Intersegment Call</th> <th style="width: 50%;">Intrasegment Call</th> </tr> </thead> <tbody> <tr> <td>1.</td> <td>It is also called Far procedure call</td> <td>It is also called Near procedure call.</td> </tr> <tr> <td>2.</td> <td>A far procedure refers to a procedure which is in the different code segment from that of the call instruction.</td> <td>A near procedure refers to a procedure which is in the same code segment from that of the call instruction</td> </tr> <tr> <td>3</td> <td>This procedure call replaces the old CS:IP pairs with new CS:IP pairs</td> <td>This procedure call replaces the old IP with new IP.</td> </tr> <tr> <td>4.</td> <td>The value of the old CS:IP pairs are pushed on to the stack  SP=SP-2 ;Save CS on stack  SP=SP-2 ;Save IP (new offset address of called procedure)</td> <td>The value of old IP is pushed on to the stack.  SP=SP-2 ;Save IP on stack(address of procedure)</td> </tr> <tr> <td>5.</td> <td>More stack locations are required</td> <td>Less stack locations are required</td> </tr> </tbody> </table>	Sr.no	Intersegment Call	Intrasegment Call	1.	It is also called Far procedure call	It is also called Near procedure call.	2.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction	3	This procedure call replaces the old CS:IP pairs with new CS:IP pairs	This procedure call replaces the old IP with new IP.	4.	The value of the old CS:IP pairs are pushed on to the stack  SP=SP-2 ;Save CS on stack  SP=SP-2 ;Save IP (new offset address of called procedure)	The value of old IP is pushed on to the stack.  SP=SP-2 ;Save IP on stack(address of procedure)	5.	More stack locations are required	Less stack locations are required	Any 4 points 1M each
Sr.no	Intersegment Call	Intrasegment Call																			
1.	It is also called Far procedure call	It is also called Near procedure call.																			
2.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction																			
3	This procedure call replaces the old CS:IP pairs with new CS:IP pairs	This procedure call replaces the old IP with new IP.																			
4.	The value of the old CS:IP pairs are pushed on to the stack  SP=SP-2 ;Save CS on stack  SP=SP-2 ;Save IP (new offset address of called procedure)	The value of old IP is pushed on to the stack.  SP=SP-2 ;Save IP on stack(address of procedure)																			
5.	More stack locations are required	Less stack locations are required																			









		<b>D-Direction Flag</b> It selects either increment or decrement mode for DI &/or SI register during string instructions.	
	<b>c</b>	<b>Explain assembly language program development steps.</b>	<b>4M</b>
	<b>Ans</b>	<p><b>1. Defining the problem:</b> The first step in writing program is to think very carefully about the problem that the program must solve.</p> <p><b>2. Algorithm:</b> The formula or sequence of operations to be performed by the program can be specified as a step in general English is called algorithm.</p> <p><b>3. Flowchart:</b> The flowchart is a graphically representation of the program operation or task.</p> <p><b>4. Initialization checklist:</b> Initialization task is to make the checklist of entire variables, constants, all the registers, flags and programmable ports</p> <p><b>5. Choosing instructions:</b> Choose those instructions that make program smaller in size and more importantly efficient in execution.</p> <p><b>6. Converting algorithms to assembly language program:</b> Every step in the algorithm is converted into program statement using correct and efficient instructions or group of instructions.</p>	Correct steps 4M
	<b>d</b>	<b>Explain logical instructions of 8086.(Any Four)</b>	<b>4M</b>
	<b>Ans</b>	<p><b>Logical instructions.</b></p> <p><b>1) AND- Logical AND</b></p> <p style="padding-left: 40px;"><b>Syntax : AND destination, source</b></p> <p style="padding-left: 40px;"><b>Operation</b></p> <p style="padding-left: 40px;"><b>Destination ← destination AND source</b></p> <p style="padding-left: 40px;"><b>Flags Affected :CF=0,OF=0,PF,SF,ZF</b></p> <p style="padding-left: 40px;">This instruction AND's each bit in a source byte or word with the same number bit in a destination byte or word. The result is put in destination.</p> <p style="padding-left: 40px;"><b>Example: AND AX, BX</b></p> <ul style="list-style-type: none"><li>• AND AL,BL</li><li>• AL 1111 1100</li><li>• BL 0000 0011</li><li>• -----</li><li>• AL←0000 0000 (AND AL,BL)</li></ul> <p><b>2) OR – Logical OR</b></p> <p style="padding-left: 40px;"><b>Syntax :OR destination, source</b></p>	Any 4 instruction correct explanation 1M each






	<p>Operation</p> <p>Destination ← OR source</p> <p><b>Flags Affected :CF=0,OF=0,PF,SF,ZF</b></p> <p>This instruction OR's each bit in a source byte or word with the corresponding bit in a destination byte or word. The result is put in a specified destination.</p> <p>Example :</p> <ul style="list-style-type: none"><li>• OR AL,BL</li><li>• AL 1111 1100</li><li>• BL 0000 0011</li><li>-----</li><li>• AL←1111 1111</li></ul> <p><b>3) NOT – Logical Invert</b></p> <p><b>Syntax : NOT destination</b></p> <p>Operation: Destination← NOT destination</p> <p><b>Flags Affected :None</b></p> <p>The NOT instruction inverts each bit of the byte or words at the specified destination.</p> <p><b>Example</b></p> <p>NOT BL</p> <p><b>BL = 0000 0011</b></p> <p><b>NOT BL gives 1111 1100</b></p> <p><b>4) XOR – Logical Exclusive OR</b></p> <p><b>Syntax : XOR destination, source</b></p> <p>Operation : <del>Destination</del> Destination XOR source</p> <p><b>Flags Affected :CF=0,OF=0,PF,SF,ZF</b></p> <p>This instruction exclusive, OR's each bit in a source byte or word with the same number bit in a destination byte or word.</p>	
--	---	--



		<p><b>Example(optional)</b></p> <p><b>XOR AL,BL</b></p> <ul style="list-style-type: none"><li>• AL 1111 1100</li><li>• BL 0000 0011</li><li>-----</li><li>• <b>AL←1111 1111 (XOR AL,BL)</b></li></ul> <p><b>5)TEST</b></p> <p><b>Syntax : TEST Destination, Source</b> This instruction AND's the contents of a source byte or word with the contents of specified destination byte or word and flags are updated, , flags are updated as result ,but neither operands are changed.</p> <p><b>Operation performed:</b></p> <p>Flags ← set for result of (destination AND source)</p> <p><b>Example: (Any 1)</b> TEST AL, BL ; AND byte in BL with byte in AL, no result, Update PF, SF, ZF.</p> <p>e.g MOV AL, 00000101</p> <p><b>TEST AL, 1 ; ZF = 0.</b></p> <p><b>TEST AL, 10b ; ZF = 1</b></p>	
<b>3.</b>		<b>Attempt any Four of the following:</b>	
	<b>a</b>	<b>Draw functional block diagram of 8086 microprocessor.</b>	<b>4M</b>
	<b>Ans</b>		Block diagram 4M





8086 internal architecture

<b>b</b>	<b>Write an ALP to add two 16-bit numbers.</b>	<b>4M</b>
<b>Ans</b>	<pre> DATA SEGMENT NUMBER1 DW 6753H NUMBER2 DW 5856H SUM DW 0 DATA ENDS  CODE SEGMENT ASSUME CS: CODE, DS: DATA START: MOV AX, DATA </pre>	Data segment initialization 1M, Code segment 3M



		<pre>MOV DS, AX MOV AX, NUMBER1 MOV BX, NUMBER2 ADD AX, BX MOV SUM, AX MOV AH, 4CH INT 21H CODE ENDS END START</pre>	
	<b>c</b>	<b>Write an ALP to find length of string.</b>	<b>4M</b>
	<b>Ans</b>	<pre>Data Segment STRG DB 'GOOD MORNINGS\$' LEN DB ? DATA ENDS CODE SEGMENT START: ASSUME CS: CODE, DS : DATA MOV DX, DATA MOV DS,DX LEA SI, STRG MOV CL,00H MOV AL,'\$' NEXT: CMP AL,[SI] JZ EXIT ADD CL,01H INC SI</pre>	program - 4 M






		JMP NEXT EXIT: MOV LEN,CL MOV AH,4CH INT 21H CODE ENDS	
	<b>d</b>	<b>Write an assembly language program to solve <math>p = x^2 + y^2</math> using Macro.(x and y are 8 bit numbers.</b>	<b>4M</b>
	<b>Ans</b>	.MODEL SMALL PROG MACRO a,b MOV al,a MUL al MOV bl,al MOV al,b MUL al ADD al,bl ENDM .DATA x DB 02H y DB 03H p DB DUP() .CODE START: MOV ax,data MOV ds,ax PROG x, y	program - 4 M





		MOV p,al MOV ah,4Ch Int 21H END	
<b>4.</b>		<b>Attempt any Three of the following:</b>	
	<b>a</b>	<b>What is pipelining? How it improves the processing speed.</b>	
	<b>Ans</b>	<ul style="list-style-type: none"> <li>In 8086, pipelining is the technique of overlapping instruction fetch and execution mechanism.</li> <li>To speed up program execution, the BIU fetches as many as six instruction bytes ahead of time from memory. The size of instruction prefetching queue in 8086 is 6 bytes.</li> <li>While executing one instruction other instruction can be fetched. Thus it avoids the waiting time for execution unit to receive other instruction.</li> <li>BIU stores the fetched instructions in a 6 level deep FIFO . The BIU can be fetching instructions bytes while the EU is decoding an instruction or executing an instruction which does not require use of the buses.</li> <li>When the EU is ready for its next instruction, it simply reads the instruction from the queue in the BIU.</li> <li>This is much faster than sending out an address to the system memory and waiting for memory to send back the next instruction byte or bytes.</li> <li>This improves overall speed of the processor</li> </ul> 	Explanation 3 M, Diagram 1 M
	<b>b</b>	<b>Write an ALP to count no.of 0's in 16 bit number.</b>	<b>4M</b>
	<b>Ans</b>	DATA SEGMENT N DB 1237H Z DB 0	Program 4 M





	<pre>DATA ENDS CODE SEGMENT ASSUME DS:DATA, CS:CODE START: MOV DX,DATA MOV DS,DX MOV AX, N MOV CL,08 NEXT: ROL AX,01 JC ONE INC Z ONE: LOOP NEXT HLT CODE ENDS END START</pre>	
<b>c</b>	<b>Write an ALP to find largest number in array of elements 10H, 24H, 02H, 05H, 17H.</b>	<b>4M</b>
<b>Ans</b>	<pre>DATA SEGMENT ARRAY DB 10H,24H,02H,05H,17H LARGEST DB 00H DATA ENDS CODE SEGMENT START: ASSUME CS:CODE,DS:DATA MOV DX,DATA MOV DS,DX MOV CX,04H MOV SI,OFFSET ARRAY MOV AL,[SI] UP: INC SI CMP AL,[SI] JNC NEXT MOV AL,[SI] NEXT: DEC CX JNZ UP MOV LARGEST,AL MOV AX,4C00H INT 21H CODE ENDS END START</pre>	<b>Program - 4 M</b>
<b>d</b>	<b>Write an ALP for addition of series of 8-bit number using procedure.</b>	<b>4M</b>
<b>Ans</b>	<pre>DATA SEGMENT NUM1 DB 10H,20H,30H,40H,50H RESULT DB 0H CARRY DB 0H</pre>	<b>Program - 4 M</b>







	<pre><b>DATA ENDS</b> <b>CODE SEGMENT</b> ASSUME CS:CODE, DS:DATA START: MOV DX,DATA MOV DS, DX MOV CL,05H MOV SI, OFFSET NUM1 UP: CALL SUM INC SI LOOP UP MOV AH,4CH INT 21H  <b>SUM PROC</b>; Procedure to add two 8 bit numbers MOV AL,[SI] ADD RESULT, AL JNC NEXT INC CARRY NEXT: RET SUM ENDP <b>CODE ENDS</b> <b>END START</b></pre>	
<b>e</b>	<b>Describe re-entrant and recursive procedure with schematic diagram.</b>	<b>4M</b>
<b>Ans</b>	<p>In some situation it may happen that Procedure 1 is called from main program Procedure 2 is called from procedure 1 and procedure 1 is again called from procedure 2. In this situation program execution flow reenters in the procedure 1. These types of procedures are called re-entrant procedures. The RET instruction at the end of procedure 1 returns to procedure 2. The RET instruction at the end of procedure 2 will return the execution to procedure 1. Procedure 1 will again be executed from where it had stopped at the time of calling procedure 2 and the RET instruction at the end of this will return the program execution to main program.</p> <p>The flow of program execution for re-entrant procedure is as shown in FIG.</p>	<b>Re-entrant 2 M, recursive 2 M</b>





	<b>Sketch :</b>		
	<b>Recursive Procedure</b>	<p>A recursive procedure is a procedure which calls itself. Recursive procedures are used to work with complex data structures called trees. If the procedure is called with N (recursion depth) = 3. Then the n is decremented by one after each procedure CALL and the procedure is called until n = 0. Fig. shows the flow diagram and pseudo-code for recursive procedure.</p>	
			<b>Fig. Flow diagram and pseudo-code for recursive procedure</b>
5.	<b>Attempt any Two of the following:</b>		<b>12 M</b>
a	<b>Define logical and effective address. Describe physical address generation process in 8086. If DS=345AH and SI=13DCH. Calculate physical address.</b>		<b>6M</b>
Ans	<p><b>A logical address</b> is the address at which an item (memory cell, storage element) appears to reside from the perspective of an executing application program. A logical address may be different from the physical address due to the operation of an address translator or mapping function.</p> <p><b>Effective Address or Offset Address:</b> The offset for a memory operand is called the operand's effective address or EA. It is an unassigned 16 bit number that expresses the operand's distance in bytes from the beginning of the segment in which it resides. In 8086 we have base registers and index registers.</p>		Define each Term :1M.  Physical Address Generation. Description : 2 M & Calculation 2 M





	<p><b>Generation of 20 bit physical address in 8086:-</b></p> <ol style="list-style-type: none"> <li>1. Segment registers carry 16 bit data, which is also known as base address.</li> <li>2. BIU appends four 0 bits to LSB of the base address. This address becomes 20-bit address.</li> <li>3. Any base/pointer or index register carries 16 bit offset.</li> <li>4. Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location</li> </ol> <div style="text-align: center;"> <pre> graph TD     OV[OFFSET VALUE 15-----0] --&gt; SR[SEGMENT REGISTER 19-----5-----0]     subgraph SR_bits [ ]     direction LR     SR5[5] --- SR0[0]     end     SR0 --- OH[0H]     SR --&gt; ADD[ADDER]     OH --&gt; ADD     ADD --&gt; PA[20 BIT PHYSICAL ADDRESS]           </pre> </div> <p>DS=345AH and SI=13DCH</p> <p>Physical adress = DS*10H + SI</p> $= 345AH * 10H + 13DCH$ $= 345A0+13DC$ $= 3597CH$	
<b>b</b>	<p><b>Explain the use of assembler directives. 1) DW 2) EQU 3) ASSUME 4) OFFSET 5) SEGMENT 6) EVEN</b></p>	<b>2M</b>
<b>Ans</b>	<p><b>DW (DEFINE WORD)</b>        The DW directive is used to tell the assembler to define a variable of type word or to reserve storage locations of type word in memory. The statement MULTIPLIER DW 437AH, for example, declares a variable of type word named MULTIPLIER, and initialized with the value 437AH when the program is loaded into memory to be run.</p> <p><b>EQU (EQUATE)</b>        EQU is used to give a name to some value or symbol. Each time the assembler finds the given name in the program, it replaces the name with the value or symbol you equated with that name.</p>	<p>Each Directive Use : 1M each</p>





	<p><b>Example</b> <b>Data SEGMENT</b> <b>Num1 EQU 50H</b> <b>Num2 EQU 66H</b> <b>Data ENDS</b> Numeric value 50H and 66H are assigned to Num1 and Num2.</p> <p><b>ASSUME</b> ASSUME tells the assembler what names have been chosen for Code, Data Extra and Stack segments. Informs the assembler that the register CS is to be initialized with the address allotted by the loader to the label CODE and DS is similarly initialized with the address of label DATA.</p> <p><b>OFFSET</b> OFFSET is an operator, which tells the assembler to determine the offset or displacement of a named data item (variable), a procedure from the start of the segment, which contains it.</p> <p><b>Example</b> <b>MOV BX;</b> <b>OFFSET PRICES;</b> It will determine the offset of the variable PRICES from the start of the segment in which PRICES is defined and will load this value into BX.</p> <p><b>SEGMENT</b> The SEGMENT directive is used to indicate the start of a logical segment. Preceding the SEGMENT directive is the name you want to give the segment. For example, the statement CODE SEGMENT indicates to the assembler the start of a logical segment called CODE. The SEGMENT and ENDS directive are used to “bracket” a logical segment containing code or data</p> <p><b>EVEN (ALIGN ON EVEN MEMORY ADDRESS)</b> As an assembler assembles a section of data declaration or instruction statements, it uses a location counter to keep track of how many bytes it is from the start of a segment at any time. The EVEN directive tells the assembler to increment the location counter to the next even address, if it is not already at an even address. A NOP instruction will be inserted in the location incremented over.</p>	
<b>c</b>	<b>Describe any four string instructions of 8086 assembly language.</b>	<b>2M</b>
<b>Ans</b>	<p><b>1] REP:</b> REP is a prefix which is written before one of the string instructions. It will cause During length counter CX to be decremented and the string instruction to be repeated until CX becomes 0.</p>	each correct instruction 1½ M each





	<p><b>Two more prefix.</b></p> <p>REPE/REPZ: Repeat if Equal /Repeat if Zero.</p> <p>It will cause string instructions to be repeated as long as the compared bytes or words Are equal and CX≠0.</p> <p>REPNE/REPZ: Repeat if not equal/Repeat if not zero.</p> <p>It repeats the strings instructions as long as compared bytes or words are not equal And CX≠0.</p> <p><b>Example: REP MOVSB</b></p> <p><b>2] MOVSB/ MOVSB/ MOVSW - Move String byte or word.</b></p> <p>Syntax:</p> <p>MOVSB destination, source</p> <p>MOVSB destination, source</p> <p>MOVSW destination, source</p> <p>Operation: ES:[DI]&lt;----- DS:[SI]</p> <p>It copies a byte or word a location in data segment to a location in extra segment. The offset of source is pointed by SI and offset of destination is pointed by DI.CX register contain counter and direction flag (DF) will be set or reset to auto increment or auto decrement pointers after one move.</p> <p><b>Example</b></p> <p>LEA SI, Source</p> <p>LEA DI, destination</p> <p>CLD</p> <p>MOV CX, 04H</p> <p>REP MOVSB</p> <p><b>3] CMPS /CMPSB/CMPSW: Compare string byte or Words.</b></p> <p>Syntax:</p> <p>CMPS destination, source</p>	
--	---	--



	<p>CMPSB destination, source</p> <p>CMPSW destination, source</p> <p>Operation: Flags affected &lt; ----- DS:[SI]- ES:[DI]</p> <p>It compares a byte or word in one string with a byte or word in another string. SI Holds the offset of source and DI holds offset of destination strings. CS contains counter and DF=0 or 1 to auto increment or auto decrement pointer after comparing one byte/word.</p> <p><b>Example</b></p> <p>LEA SI, Source</p> <p>LEA DI, destination</p> <p>CLD</p> <p>MOV CX, 100</p> <p>REPE CMPSB</p> <p><b>4] SCAS/SCASB/SCASW: Scan a string byte or word.</b></p> <p>Syntax:</p> <p>SCAS/SCASB/SCASW</p> <p>Operation: Flags affected &lt; ----- AL/AX-ES: [DI]</p> <p>It compares a byte or word in AL/AX with a byte /word pointed by ES: DI. The string to be scanned must be in the extra segment and pointed by DI. CX contains counter and DF may be 0 or 1.</p> <p>When the match is found in the string execution stops and ZF=1 otherwise ZF=0.</p> <p><b>Example</b></p> <p>LEA DI, destination</p> <p>MOV Al, 0DH</p> <p>MOV CX, 80H</p> <p>CLD</p> <p>REPNE SCASB</p>	
--	--	--





	<p><b>5] LODS/LODSB/LODSW:</b></p> <p>Load String byte into AL or Load String word into AX.</p> <p>Syntax:</p> <p>LODS/LODSB/LODSW</p> <p>Operation: AL/AX &lt; ----- DS: [SI]</p> <p>IT copies a byte or word from string pointed by SI in data segment into AL or AX.CX</p> <p>may contain the counter and DF may be either 0 or 1</p> <p><b>Example</b></p> <p>LEA SI, destination</p> <p>CLD</p> <p>LODSB</p>	
	<p><b>6] STOS/STOSB/STOSW (Store Byte or Word in AL/AX)</b></p> <p>Syntax STOS/STOSB/STOSW</p> <p>Operation: ES:[DI] &lt; ----- AL/AX</p> <p>It copies a byte or word from AL or AX to a memory location pointed by DI in extra</p> <p>segment CX may contain the counter and DF may either set or reset</p>	
<b>6.</b>	<b>Attempt any Two of the following:</b>	<b>12M</b>
<b>a</b>	<b>Describe any 6 addressing modes of 8086 with one example each.</b>	<b>6M</b>
<b>Ans</b>	<p><b>1. Immediate addressing mode:</b></p> <p>An instruction in which 8-bit or 16-bit operand (data) is specified in the instruction, then the addressing mode of such instruction is known as Immediate addressing mode.</p> <p><b>Example:</b></p> <p>MOV AX,67D3H</p> <p><b>2. Register addressing mode</b></p> <p>An instruction in which an operand (data) is specified in general purpose registers, then the addressing mode is known as register addressing mode.</p>	<p>Any 6 mode with example 1 M each</p>





	<p><b>Example:</b></p> <p>MOV AX,CX</p> <p><b>3. Direct addressing mode</b></p> <p>An instruction in which 16 bit effective address of an operand is specified in the instruction, then the addressing mode of such instruction is known as direct addressing mode.</p> <p><b>Example:</b></p> <p>MOV CL,[2000H]</p> <p><b>4. Register Indirect addressing mode</b></p> <p>An instruction in which address of an operand is specified in pointer register or in index register or in BX, then the addressing mode is known as register indirect addressing mode.</p> <p><b>Example:</b></p> <p>MOV AX, [BX]</p> <p><b>5. Indexed addressing mode</b></p> <p>An instruction in which the offset address of an operand is stored in index registers (SI or DI) then the addressing mode of such instruction is known as indexed addressing mode.</p> <p>DS is the default segment for SI and DI.</p> <p>For string instructions DS and ES are the default segments for SI and DI resp. this is a special case of register indirect addressing mode.</p> <p><b>Example:</b></p> <p>MOV AX,[SI]</p> <p><b>6. Based Indexed addressing mode:</b></p> <p>An instruction in which the address of an operand is obtained by adding the content of base register (BX or BP) to the content of an index register (SI or DI) The default segment register may be DS or ES</p> <p><b>Example:</b></p> <p>MOV AX, [BX][SI]</p> <p><b>7. Register relative addressing mode:</b> An instruction in which the address of the operand is obtained by adding the displacement (8-bit or 16 bit) with</p>	
--	--	--





	<p>the contents of base registers or index registers (BX, BP, SI, DI). The default segment register is DS or ES.</p> <p><b>Example:</b></p> <p>MOV AX, 50H[BX]</p> <p><b>8. Relative Based Indexed addressing mode</b></p> <p>An instruction in which the address of the operand is obtained by adding the displacement (8 bit or 16 bit) with the base registers (BX or BP) and index registers (SI or DI) to the default segment.</p> <p><b>Example:</b></p> <p>MOV AX, 50H [BX][SI]</p>	
<b>b</b>	<p>Select assembly language for each of the following</p> <p>i) rotate register BL right 4 times</p> <p>ii) multiply AL by 04H</p> <p>iii) Signed division of AX by BL</p> <p>iv) Move 2000h in BX register</p> <p>v) increment the counter of AX by 1</p> <p>vi) compare AX with BX</p>	<b>6M</b>
<b>Ans</b>	<p>i) MOV CL, 04H RCL AX, CL1</p> <p>Or</p> <p>MOV CL, 04H ROL AX, CL</p> <p>Or</p> <p>MOV CL, 04H RCR AX, CL1</p>	Each correct instruction 1M




	<p>Or</p> <p>MOV CL, 04H</p> <p>ROR AX, CL</p> <p>ii) MOV BL,04h</p> <p>MUL BL</p> <p>iii) IDIV BL</p> <p>iv) MOV BX,2000h</p> <p>v) INC AX</p> <p>vi) CMP AX,BX</p>	
<b>c</b>	<b>Write an ALP to reverse a string. Also draw flowchart for same.</b>	
<b>Ans</b>	<p><b>Program:</b></p> <p>DATA SEGMENT</p> <p>STRB DB 'GOOD MORNINGS'</p> <p>REV DB 0FH DUP(?)</p> <p>DATA ENDS</p> <p>CODE SEGMENT</p> <p>START:ASSUME CS:CODE,DS:DATA</p> <p>MOV DX,DATA</p> <p>MOV DS,DX</p> <p>LEA SI,STRB</p> <p>MOV CL,0FH</p> <p>LEA DI,REV</p> <p>ADD DI,0FH</p> <p>UP:MOV AL,[SI]</p>	<p>Program 4 M flowchart 2 M</p>





```
MOV [DI],AL
INC SI
DEC DI
LOOP UP
MOV AH,4CH
INT 21H
CODE ENDS
END START
```

**Flowchart:**





SUMMER – 2022 EXAMINATION

**Subject Name:** Microprocessor

**Model Answer**

**Subject Code:**

22415

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English +Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. No.	Sub Q. N.	Answer	Marking Scheme
1		Attempt any <b>FIVE</b> of the following:	10 M
	a)	Draw the labeled format of 8086 flag register	2 M
	Ans	<p style="text-align: center;">8086 flag register format</p>	Correct diagram: 2 M



<b>b)</b>	<b>State any two difference between TEST and AND instructions.</b>	<b>2 M</b>																					
<b>Ans</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; text-align: center;">TEST</td> <td style="width: 50%; text-align: center;">AND</td> </tr> <tr> <td>This instruction logically ANDs the source with the destination but the result is not stored anywhere.</td> <td>This instruction logically ANDs the source with the destination and stores the result in destination.</td> </tr> <tr> <td>e. g .TEST BL ,CL The result is not saved anywhere.</td> <td>e.g. AND BL , CL The result is saved in BL register</td> </tr> </table>	TEST	AND	This instruction logically ANDs the source with the destination but the result is not stored anywhere.	This instruction logically ANDs the source with the destination and stores the result in destination.	e. g .TEST BL ,CL The result is not saved anywhere.	e.g. AND BL , CL The result is saved in BL register	1 M for each point of comparison															
TEST	AND																						
This instruction logically ANDs the source with the destination but the result is not stored anywhere.	This instruction logically ANDs the source with the destination and stores the result in destination.																						
e. g .TEST BL ,CL The result is not saved anywhere.	e.g. AND BL , CL The result is saved in BL register																						
<b>c)</b>	<b>State the function of editor and assembler.</b>	<b>2 M</b>																					
<b>Ans</b>	<p>Editor: The editor is a program which allows the user to enter and modify as well as store a group of instructions or text under a file name.</p> <p>Assembler: The assembler is used to convert assembly language written by a user or a program into a machine recognizable format.</p>	1 M for each function																					
<b>d)</b>	<b>Write any two difference between NEAR and FAR procedure.</b>	<b>2 M</b>																					
<b>Ans</b>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">SR.NO</th> <th style="width: 45%;">NEAR PROCEDURE</th> <th style="width: 45%;">FAR PROCEDURE</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1.</td> <td>A near procedure refers to a procedure which is in the same code segment from that of the call instruction.</td> <td>A far procedure refers to a procedure which is in the different code segment from that of the call instruction.</td> </tr> <tr> <td style="text-align: center;">2.</td> <td>It is also called intra-segment procedure.</td> <td>It is also called inter-segment procedure call.</td> </tr> <tr> <td style="text-align: center;">3</td> <td>A near procedure call replaces the old IP with new IP.</td> <td>A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.</td> </tr> <tr> <td style="text-align: center;">4.</td> <td>The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)</td> <td>The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)</td> </tr> <tr> <td style="text-align: center;">5.</td> <td>Less stack locations are required</td> <td>More stack locations are required</td> </tr> <tr> <td style="text-align: center;">6.</td> <td>Example :- Call Delay</td> <td>Example :- Call FAR PTR Delay</td> </tr> </tbody> </table>	SR.NO	NEAR PROCEDURE	FAR PROCEDURE	1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.	2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.	3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.	4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)	5.	Less stack locations are required	More stack locations are required	6.	Example :- Call Delay	Example :- Call FAR PTR Delay	1 M for each point of comparison
SR.NO	NEAR PROCEDURE	FAR PROCEDURE																					
1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.																					
2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.																					
3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.																					
4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)																					
5.	Less stack locations are required	More stack locations are required																					
6.	Example :- Call Delay	Example :- Call FAR PTR Delay																					
<b>e)</b>	<b>Write an ALP to add two 8 bit numbers.</b>	<b>2 M</b>																					
<b>Ans</b>	.model small .data	Correct																					





	<pre>a db 06h b db 12h ends .code start: mov ax,@data mov ds,ax mov al,a mov bl,b add al,bl int 3 ends end start</pre>	program: 2 M
<b>f)</b>	<b>Define immediate addressing mode with suitable example</b>	<b>2 M</b>
<b>Ans</b>	An instruction in which 8 bit or 16 bit operand (data) is specified in instruction itself then the addressing mode of such instruction is called as immediate addressing mode.  Eg.  MOV AX,7120H	Definition :1M Example:1M
<b>g)</b>	<b>State the use of DAA instruction in BCD addition.</b>	<b>2 M</b>
<b>Ans</b>	The DAA (Decimal Adjust after Addition) instruction makes the result in Packed BCD from after BCD addition is performed. It works only on AL register.	Explanation: 2 M
<b>2.</b>	<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
<b>a)</b>	<b>Describe the directives used to define the procedure with suitable example</b>	<b>4 M</b>
<b>Ans</b>	Directives used for procedure: PROC directive: The PROC directive is used to identify the start of a procedure. The PROC directive follows a name given to the procedure. After that the term FAR and NEAR is used to specify the type of the procedure.  ENDP Directive: This directive is used along with the name of the procedure to indicate the end of a procedure to the assembler. The PROC and ENDP directive are used in procedure.  Example:	Description: 2 M Example: 2 M



	<pre>Procedure can be defined as  Procedure_name PROC ----- -----  Procedure_name ENDP  For Example  Addition PROC near -----  Addition ENDP</pre>	
<b>b)</b>	<b>Write the function of following pins of 8086:</b>  (i) <u>    </u> BHE (ii) ALE (iii) READY (iv) RESET	<b>4 M</b>
<b>Ans</b>	(i) <u>    </u> BHE : BHE stands for Bus High Enable. It is available at pin 34 and used to indicate the transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.  (ii) ALE: ALE stands for address Latch Enable, as address and data bus are multiplexed; ALE is used to lock either Address or Data.  (iii) READY: It is used as acknowledgement from slower I/O device or memory. It is Active high signal, when high; it indicates that the peripheral device is ready to transfer data.  (iv) RESET: This pin requires the microprocessor to terminate its present activity immediately	Each pin function 1 M
<b>c)</b>	<b>Describe any four assembler directives with suitable example.</b>	<b>4 M</b>
<b>Ans</b>	1. DB – The DB directive is used to declare a BYTE type variable – A BYTE is made up of 8 bits.  Declaration examples:  Num1 DB 10h	Each assembler directive 1 M



	<p>Num2 DB 37H</p> <p>2. DW – The DW directive is used to declare a WORD type variable – A WORD occupies 16 bits or (2 BYTE).</p> <p>Declaration examples:</p> <p>TEMP DW 1234h</p> <p>3. DD – The DD directive is used to declare a double word which is made up of 32 bits =2 Word’s or 4 BYTE.</p> <p>Declaration examples:</p> <p>Dword1 DW 12345678h</p> <p>4. EQU - This is used to declare symbols to which some constant value is assigned each time the assembler finds the given names in the program, it will replace the name with the value or a symbol. The value can be in the range 0 through 65535 and it can be another Equate declared anywhere above or below.</p> <p>.Num EQU 100</p> <p>5. SEGMENT: It is used to indicate the start of a logical segment. It is the name given to the segment. Example: the code segment is used to indicate to the assembler the start of logical segment.</p> <p>6. PROC: (PROCEDURE) It is used to identify the start of a procedure. It follows a name we give the procedure</p> <p>After the procedure the term NEAR and FAR is used to specify the procedure Example: SMART-DIVIDE PROC FAR identifies the start of procedure named SMART-DIVIDE and tells the assembler that the procedure is far.</p>	
d)	<b>Describe DAS instruction with suitable example.</b>	<b>4 M</b>
Ans	<p><b>DAS:</b> Decimal Adjust after Subtraction: - This instruction converts the result of the subtraction operation of 2 packed BCD numbers to a valid BCD number. The subtraction operation has to be only in the AL. If the lower nibble of AL is higher than the value 9, this instruction will subtract 06 from the lower nibble of the AL. If the output of the subtraction operation sets the carry flag or if the upper nibble is higher than value 9, it subtracts 60H from the AL. This instruction modifies the CF, AF, PF, SF, and ZF flags. The OF is not defined after DAS instruction. The instance is following:</p> <p><b>Example:</b></p> <pre>(i) AL = 75      BH = 46     SUB AL, BH   ; AL ← 2 F = (AL) – (BH)                 ; AF = 1     DAS         ; AL ← 2 9 (as F&gt; 9, F – 6 = 9)</pre>	Description 2 M Example 2 M





3.	<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
a)	<b>Describe memory segmentation in 8086 with suitable diagram.</b>	<b>4 M</b>
Ans	<div data-bbox="548 409 990 787" data-label="Diagram"> </div> <p><b>Memory Segmentation:</b> The memory in 8086 based system is organized as segmented memory. 8086 can access 1Mbyte memory which is divided into number of logical segments. Each segment is 64KB in size and addressed by one of the segment register. The 4 segment register in BIU hold the 16-bit starting address of 4 segments. CS holds program instruction code. Stack segment stores interrupt &amp; subroutine address. Data segment stores data for program. Extra segment is used for string data.</p> <ul style="list-style-type: none"> <li>➤ The number of address lines in 8086 is 20, 8086 BIU will send 20bit address, so as to access one of the 1MB memory locations.</li> <li>➤ The four segment registers actually contain the upper 16 bits of the starting addresses of the four memory segments of 64 KB each with which the 8086 is working at that instant of time</li> <li>➤ A segment is a logical unit of memory that may be up to 64 kilobytes. Starting address will always be changing. It will not be fixed.</li> </ul> <p>Note that the 8086 does not work the whole 1MB memory at any given time. However, it works only with four 64KB segments within the whole 1MB memory.</p>	Diagram: 2 M Explanation: 2 M
b)	<b>Write an ALP to multiply two 16 bit signed numbers.</b>	<b>4 M</b>
Ans	<pre>.model small .data     A db 2222h     B db 1111h</pre>	Program Code: 4 M



	<pre>Ends .code Mov ax,@data Mov ds,ax Mov AX,a Mov BX,b IMul BX Int 03h Ends End</pre>	
<b>c)</b>	<b>Write an ALP to count odd numbers in the array of 10 numbers</b>	<b>4 M</b>
<b>Ans</b>	<pre>. Model Small  .data  BLK DB 10h,40h,30h,60h e db ?h o db ?h ends .code mov ax, @data mov ds, ax lea si, BLK mov bl, 00h mov bh, 00h mov cl, 04h up: mov al, [si] ror al, 1 jc go inc bl jmp next go: inc bh next: inc si dec cl jnz up mov e,bl mov o,bh int 3 ends end</pre>	Program Code: 4 M
<b>d)</b>	<b>Write a MACRO to perform 32 bit by 16 bit division of unsigned numbers.</b>	<b>4 M</b>
<b>Ans</b>	<pre>.model small  Div1 macro no1,no2</pre>	Program Code: 4 M



```
mov ax,no1  
div no2  
endm  
.data  
num1 dw 12346666h  
num2 dw 2222h  
.code  
mov ax,@data  
mov ds,ax  
div1 num1,num2  
ends  
end
```

4. Attempt any **THREE** of the following:


12 M

a) Describe how 20 bit Physical address is generated in 8086 microprocessor with suitable example.

4 M

**Ans** **Formation of a physical address:-** Segment registers carry 16 bit data, which is also known as base address. BIU attaches 0 as LSB of the base address. So now this address becomes 20-bit address. Any base/pointer or index register carry 16 bit offset. Offset address is added into 20-bit base address which finally forms 20 bit physical address of memory location.

Description:  
2 M  
Example: 2 M







**Example**

Assume DS= 2632H, SI=4567H

DS : 26320H .....0 added by BIU(or Hardwired 0)

+ SI : 4567H

-----

2A887H

**b) Write an ALP to find largest number in the array.**

**4 M**

**Ans**

```
.model small
.data
Array db 02h,04h,06h,01h,05h
Ends
.code
Start:  Mov ax,@data
        Mov ds,ax
        Mov cl,04h
        Lea si,array
        Mov al,[si]
        Up : inc si
        Cmp al,[si]
        Jnc next
        Mov al,[si]
        Next : dec cl
        Jnz up
        Int 03h
        Ends
```

Program Code:  
4 M



	End start	
<b>c)</b>	<b>Write an ALP to count number of 0' in 8 bit number.</b>	<b>4 M</b>
<b>Ans</b>	<pre>.MODEL SMALL .DATA NUM DB 08H ZEROS DB 00H .CODE START: MOV AX,@DATA MOV DS,AX MOV CX, 08H ; initialize rotation counter by 8 MOV BX, NUM ;load number in BX UP: ROR BX, 1 ; rotate number by 1 bit right     JC DN ; if bit not equal to 1 then go to DN     INC ZEROS ; else increment ZEROS by one DN: LOOP UP     ;decrement rotation counter by 1 and if not zero then go     ;to up MOV CX, ZEROS ;move result in cx register. MOV AH, 4CH INT 21H ENDS END ; end of program.</pre>	Program Code: 4 M
<b>d)</b>	<b>Write an ALP to subtract two BCD number using procedure.</b>	<b>4 M</b>
<b>Ans</b>	<pre>.model small .data num1 db 13h num2 db 12h</pre>	Program Code: 4 M



```
ends  
  
.code  
  
start:  
  
    mov ax,@data  
  
    mov ds,ax  
  
    call sub1  
  
sub1 proc near  
  
    mov al,num1  
  
    mov bl,num2  
  
    sub al,bl  
  
    das  
  
sub1 endp  
  
    mov ah,4ch  
  
    int 21h  
  
ends  
  
end start  
  
end
```

e) **Describe re-entrant and recursive procedure with suitable diagram.**

**4 M**

**Ans** **1)Recursive procedure:**


A **recursive procedure** is procedure which calls itself. This results in the procedure call to be generated from within the procedures again and again.

The **recursive procedures** keep on executing until the termination condition is reached.

The recursive procedures are very effective to use and to implement but they take a large amount of stack space and the linking of the procedure within the procedure takes more time as well as puts extra load on the processor.

Recursive  
procedure: 2 M  
  
Re-entrant  
procedures:  
2 M






**2) Re-entrant procedures:**

In some situation it may happen that Procedure 1 is called from main program Procedure2 is called from procedure1 And procedure1 is again called from procedure2. In this situation program execution flow re enters in the procedure1. These types of procedures are called re-entrant procedures.

A procedure is said to be re-entrant, if it can be interrupted, used and re-entered without losing or writing over anything.



5.

Attempt any **TWO** of the following:

12 M

a)

- (a) Calculate the physical address if:  
 (i) CS 1200H and IP = DE00H  
 (ii) SS = FFO0H and SP = 0123H  
 (iii) DS 11FO0H and BX= IA00H for MOV AX, [BX]

6 M

Ans

Physical address = segment address x 10H + offset address  
 (i) Physical address = CS X 10H + IP  
 = 1200H X 10H + DE00H  
 = 12000H + DE00H

Each correct answer 2 M



	$= 1FE00H$ <p>(ii) Physical address = <math>SS \times 10H + SP</math></p> $= FF00H \times 10H + 0123H$ $= FF000H + 0123H$ $= FF123H$ <p>(iii) Physical address = <math>DS \times 10H + BX</math></p> $= 1F00H \times 10H + 1A00H$ $= 1F000H + 1A00H$ $= 20A00H$	
<b>b)</b>	<b>Describe how an assembly language program is developed and debugging using program developments tools.</b>	<b>6 M</b>
<b>Ans</b>	<p>Assembly language development tools:</p> <p><b>EDITOR:</b></p> <p>It is a program which helps to construct assembly language program with a file extension .asm, in right format so that the assembler will translate it to machine language. It enables one to create, edit, save, copy and make modification in source file.</p> <p><b>Assembler:</b></p> <p>Assembler is a program that translates assembly language program to the correct binary code. It also generates the file called as object file with extension .obj. It also displays syntax errors in the program, if any.</p> <p><b>Linker:</b></p> <p>It is a programming tool used to convert Object code (.OBJ) into executable (.EXE) program. It combines, if requested, more than one separated assembled modules into one executable module such as two or more assembly programs or an assembly language with C program.</p> <p><b>Debugger:</b></p> <p>Debugger is a program that allows the execution of program in single step mode under the control of the user. The errors in program can be located and corrected using a debugger. Debugger generates .exe file.</p>	Each development tool 1.5 M
<b>c)</b>	<b>State the addressing mode of following instructions:</b>	<b>6 M</b>
	<p>(i) <b>MOV AX, 3456H</b></p> <p>(ii) <b>ADD BX, [2000H]</b></p>	



		<p>(iii) <b>DAA</b>          (iv) <b>MOV AX, [Si]</b>          (v) <b>MOV AX, BX</b>          (vi) <b>SUB AX, [BX +SI +80H]</b></p>											
	<b>Ans</b>	<p>(i) MOV AX , 3456H ----- IMMEDIATE ADDRESSING MODE          (ii) ADD BX , [2000H] ----- DIRECT ADDRESSING MODE          (iii) DAA ----- IMPLIED ADDRESSING MODE          (iv) MOV AX , [SI] ----- INDEXED ADDRESSING MODE          (v) MOV AX , BX ----- REGISTER ADDRESSING MODE          (vi) SUB AX , [BX+SI+80H] ----- BASE RELATIVE INDEX ADDRESSING MODE</p>	Each correct answer 1 M										
<b>6.</b>		<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>										
	<b>a)</b>	<b>Describe how string instructions are used to compare two strings with suitable example.</b>	<b>6 M</b>										
	<b>Ans</b>	<p>CMPS /CMPSB/CMPSW: Compare string byte or Words.</p> <p><b>Syntax:</b>          CMPS destination, source          CMPSB destination, source          CMPSW destination, source          Operation: Flags affected &lt; ----- DS:[SI]- ES:[DI]</p> <p>It compares a byte or word in one string with a byte or word in another string. SI holds the offset of source and DI holds offset of destination strings. CX contains counter and DF=0 or 1 to auto increment or auto decrement pointer after comparing one byte/word.          e.g.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 25%;">Example</th> <th style="width: 75%;">Explanation</th> </tr> </thead> <tbody> <tr> <td>CMPS m8, m8</td> <td>Compares byte at address DS: SI with byte at address ES: DI and sets the status flags accordingly.</td> </tr> <tr> <td>CMPS m16, m16</td> <td>Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.</td> </tr> <tr> <td>CMPSB</td> <td>Compares byte at address DS:SI with byte at address ES:DI accordingly.</td> </tr> <tr> <td>CMPSW</td> <td>Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.</td> </tr> </tbody> </table>	Example	Explanation	CMPS m8, m8	Compares byte at address DS: SI with byte at address ES: DI and sets the status flags accordingly.	CMPS m16, m16	Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.	CMPSB	Compares byte at address DS:SI with byte at address ES:DI accordingly.	CMPSW	Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.	<p>Explanation of string compare instruction 4 M</p> <p style="text-align: center;">And</p> <p>Example 2 M</p>
Example	Explanation												
CMPS m8, m8	Compares byte at address DS: SI with byte at address ES: DI and sets the status flags accordingly.												
CMPS m16, m16	Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.												
CMPSB	Compares byte at address DS:SI with byte at address ES:DI accordingly.												
CMPSW	Compares word at address DS:SI with word at address ES:DI and sets the status flags accordingly.												





<b>b)</b>	<b>Write an instruction to perform following operations:</b>  (i) <b>Multiply BL by 88H</b> (ii) <b>Signed division of AL by BL</b> (iii) <b>Move 4000H to DS register</b> (iv) <b>Rotate content of AX register to left 4 times.</b> (v) <b>Shift the content of BX register to right 3 times.</b> (vi) <b>Load SS with FF00H.</b>	<b>6 M</b>
<b>Ans</b>	(1) Multiply BL by 88h <b>MOV AL, 88H</b> <b>MUL BL</b>  (2) Signed division of AL by BL <b>IDIV BL</b>  (3) Move 4000H to DS register <b>MOV DS, 4000H</b>  (4) Rotate content of AX register to left 4 times <b>MOV CL,04</b> <b>ROL AX, CL</b>  (5) Shift the content of BX register to right 3 times <b>MOV CL,03H</b> <b>SHR BX, CL</b>  (6) Load SS with FF00H <b>MOV AX, FF00H</b> <b>MOV SS, AX</b>	Each correct answer 1 M
<b>c)</b>	<b>Write an ALP to concatenate two strings.</b>	<b>6 M</b>
<b>Ans</b>	DATA SEGMENT STR1 DB "hello\$" STR2 DB "world\$" DATA ENDS CODE SEGMENT START: ASSUME CS: CODE, DS:DATA MOV AX,@ DATA MOV DS, AX	Correct program 6 M



```
MOV SI, OFFSET STR1
NEXT:  MOV AL, [SI]
CMP AL, '$'
JE  EXIT
INC SI
JMP NEXT
EXIT:  MOV DI, OFFSET STR2
UP:  MOV AL, [DI]
CMP AL, "$"
JE  EXIT1
MOV [SI], AL
INC SI
INC DI
JMP UP
EXIT1: MOV AL, '$'
MOV [SI], AL
MOV AH, 4CH
INT 21H
CODE ENDS
END START
```



**SUMMER – 2023 EXAMINATION**  
**Model Answer – Only for the Use of RAC Assessors**

**Subject Name: Microprocessors**

**Subject Code:** 22415

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.
- 8) As per the policy decision of Maharashtra State Government, teaching in English/Marathi and Bilingual (English + Marathi) medium is introduced at first year of AICTE diploma Programme from academic year 2021-2022. Hence if the students in first year (first and second semesters) write answers in Marathi or bilingual language (English + Marathi), the Examiner shall consider the same and assess the answer based on matching of concepts with model answer.

Q. No.	Sub Q. N.	Answer	Marking Scheme
1		<b>Attempt any <u>FIVE</u> of the following:</b>	<b>10 M</b>
	a)	<b>State the functions of the following pins of 8086 Microprocessor :</b> i) <b>ALE</b> ii) <b>M/IO</b>	<b>2 M</b>
	<b>Ans</b>	<b>ALE</b> - It stands for address enable latch and is available at pin 25. A positive pulse is generated each time the processor begins any operation. This signal indicates the availability of a valid address on the address/data lines. <b>M/IO</b> - This signal is used to distinguish between memory and I/O operations. When it is high, it indicates I/O operation and when it is low indicating the memory operation. It is available at pin 28.	1 M 1 M
	b)	<b>State the function of STC and CMC Instruction of 8086.</b>	<b>2 M</b>
	<b>Ans</b>	<b>STC</b> – This instruction is used to Set Carry Flag. CF ← 1 <b>CMC</b> – This instruction is used to Complement Carry Flag. CF ← ~ CF	1 M 1 M





	<b>c)</b>	<b>List the program development steps for assembly language programming.</b>	<b>2 M</b>
	<b>Ans</b>	<b>Program Development steps:</b> 1. Defining the problem 2. Algorithm 3. Flowchart 4. Initialization checklist 5. Choosing instructions 6. Converting algorithms to assembly language program	<b>2 M</b>
	<b>d)</b>	<b>Define MACRO with its syntax.</b>	<b>2 M</b>
	<b>Ans</b>	Macro: A MACRO is group of small instructions that usually performs one task. It is a reusable section of a software program. A macro can be defined anywhere in a program using directive MACRO &ENDM.  <b>Syntax:</b> MACRO-name MACRO [ARGUMENT 1,.....ARGUMENT N]  -----  ENDM	<b>1 M</b>  <b>1 M</b>
	<b>e)</b>	<b>Write an ALP to Add two 16-bit numbers.</b>	<b>2 M</b>
	<b>Ans</b>	data segment a dw 0202h b dw 0408h c dw ? data ends  code segment assume cs:code,ds:data start: mov ax,data mov ds,ax mov ax,a mov bx,b add ax,bx mov c,ax int 03h code ends <b>end</b> start	Any correct program – 2 M





Ans	<table border="1"> <thead> <tr> <th data-bbox="289 163 378 247">SR.NO</th> <th data-bbox="378 163 841 247">NEAR CALLS</th> <th data-bbox="841 163 1312 247">FAR CALLS</th> </tr> </thead> <tbody> <tr> <td data-bbox="289 247 378 388">1.</td> <td data-bbox="378 247 841 388">A near procedure refers to a procedure which is in the same code segment from that of the call instruction.</td> <td data-bbox="841 247 1312 388">A far procedure refers to a procedure which is in the different code segment from that of the call instruction.</td> </tr> <tr> <td data-bbox="289 388 378 436">2.</td> <td data-bbox="378 388 841 436">It is also called intra-segment procedure.</td> <td data-bbox="841 388 1312 436">It is also called inter-segment procedure call.</td> </tr> <tr> <td data-bbox="289 436 378 527">3</td> <td data-bbox="378 436 841 527">A near procedure call replaces the old IP with new IP.</td> <td data-bbox="841 436 1312 527">A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.</td> </tr> <tr> <td data-bbox="289 527 378 758">4.</td> <td data-bbox="378 527 841 758">The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)</td> <td data-bbox="841 527 1312 758">The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)</td> </tr> <tr> <td data-bbox="289 758 378 806">5.</td> <td data-bbox="378 758 841 806">Less stack locations are required</td> <td data-bbox="841 758 1312 806">More stack locations are required</td> </tr> <tr> <td data-bbox="289 806 378 854">6.</td> <td data-bbox="378 806 841 854">Example :- Call Delay</td> <td data-bbox="841 806 1312 854">Example :- Call FAR PTR Delay</td> </tr> </tbody> </table>	SR.NO	NEAR CALLS	FAR CALLS	1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.	2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.	3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.	4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)	5.	Less stack locations are required	More stack locations are required	6.	Example :- Call Delay	Example :- Call FAR PTR Delay	1 M for each valid point
SR.NO	NEAR CALLS	FAR CALLS																					
1.	A near procedure refers to a procedure which is in the same code segment from that of the call instruction.	A far procedure refers to a procedure which is in the different code segment from that of the call instruction.																					
2.	It is also called intra-segment procedure.	It is also called inter-segment procedure call.																					
3	A near procedure call replaces the old IP with new IP.	A far procedure call replaces the old CS:IP pairs with new CS:IP pairs.																					
4.	The value of old IP is pushed on to the stack. SP=SP-2 ;Save IP on stack(address of procedure)	The value of the old CS:IP pairs are pushed on to the stack SP=SP-2 ;Save CS on stack SP=SP-2 ;Save IP (new offset address of called procedure)																					
5.	Less stack locations are required	More stack locations are required																					
6.	Example :- Call Delay	Example :- Call FAR PTR Delay																					
b)	<b>Explain the concept of memory segmentation in 8086.</b>	<b>4 M</b>																					
Ans	<p><b>Memory Segmentation:</b> The memory in an 8086 microprocessor is organized as a segmented memory. The physical memory is divided into 4 segments namely, - Data segment, Code Segment, Stack Segment and Extra Segment.</p> <p>Description:</p> <ul style="list-style-type: none"> <li>• Data segment is used to hold data, Code segment for the executable program, Extra segment also holds data specifically in strings and stack segment is used to store stack data.</li> <li>• Each segment is 64Kbytes &amp; addressed by one segment register. i.e. CS, DS, ES or SS</li> <li>• The 16-bit segment register holds the starting address of the segment.</li> <li>• The offset address to this segment address is specified as a 16-bit displacement (offset) between 0000 to FFFFH. Hence maximum size of any segment is 2<sup>16</sup>=64K locations.</li> <li>• Since the memory size of 8086 is 1Mbytes, total 16 segments are possible with each having 64Kbytes.</li> <li>• The offset address values are from 0000H to FFFFH, so the physical address range from 00000H to FFFFFH.</li> </ul>	Explanation- 2 M, Diagram- 2 M																					








		<b>I. MOV CL, 34H</b> <b>II. MOV BX, [4100H]</b> <b>III. MOV DS, AX</b> <b>IV. MOV AX, [SI+BX+04]</b>	
	<b>Ans</b>	I. MOV CL, 34H: Immediate addressing mode. II. MOV BX, [4100H]: Direct addressing mode. III. MOV DS, AX: Register addressing mode. IV. MOV AX, [SI+BX+04]: Relative Base Index addressing mode.	1 M 1 M 1 M 1 M
<b>3.</b>		<b>Attempt any <u>THREE</u> of the following:</b>	<b>12 M</b>
	<b>a)</b>	<b>Explain the concept of pipelining in 8086 microprocessor with diagram.</b>	<b>4 M</b>
	<b>Ans</b>	<ul style="list-style-type: none"><li>In 8086, pipelining is the technique of overlapping instruction fetch and execution mechanism.</li><li>To speed up program execution, the BIU fetches as many as six instruction bytes ahead of time from memory. The size of instruction prefetching queue in 8086 is 6 bytes.</li><li>While executing one instruction other instruction can be fetched. Thus it avoids the waiting time for execution unit to receive other instruction.</li><li>BIU stores the fetched instructions in a 6 level deep FIFO. The BIU can be fetching instructions bytes while the EU is decoding an instruction or executing an instruction which does not require use of the buses</li><li>When the EU is ready for its next instruction, it simply reads the instruction from the queue in the BIU</li><li>This is much faster than sending out an address to the system memory and waiting for memory to send back the next instruction byte or bytes.</li><li>This improves overall speed of the processor.</li></ul>	Explanation- 3 M, Diagram- 1 M
		<p>The diagram illustrates the instruction pipelining process in three stages: Fetch, Decode, and Execute. Each instruction (I1 to I5) progresses through these stages over time. In the Fetch stage, I1-I5 are being fetched. In the Decode stage, I1-I4 are being decoded. In the Execute stage, I1-I3 are being executed. This shows that while one instruction is being executed, others are being fetched and decoded simultaneously, overlapping the stages.</p>	



OR



b) Write an alp to perform block transfer operation of 10 numbers

4 M

Ans WITHOUT STRING INSTRUCTION

```
.MODEL SMALL
.DATA
ARR1 DB 00H,01H,02H,03H,04H,05H,06,07H.08H.09H
ARR2 DB 10 DUP(00H)
ENDS
.CODE
START:
MOV AX, @DATA
MOV DS,AX
MOV SI, OFFSET ARR1
MOV DI, OFFSET ARR2
MOV CX ,0000A
BACK: MOV AL,[SI]
MOV [DI],AL
INC SI
INC DI
```

Correct program - 4 M





	<pre>LOOP BACK  MOV AH,4CH  INT 21H  ENDS  END START  <b>OR</b>  <b>WITH STRING INSTRUCTION</b>  .MODEL SMALL  .DATA  ARR1 DB 00H, 01H,02H,03H,04H,05H,06,07H.08H.09H  ARR2 DB 10 DUP(00H)  ENDS  .CODE  START:MOV AX,@DATA  MOV DS,AX  MOV SI,OFFSET ARR1  MOV DI, OFFSET ARR2  MOV CX,0000A  REP MOVSB  MOV AH,4CH  INT 21H  ENDS  END START</pre>	
c)	<b>Write an ALP to subtract two BCD number's.</b>	<b>4 M</b>
Ans	<pre>.MODEL SMALL  .DATA  NUM1 DB 86H  NUM2 DB 57H</pre>	Correct program - 4 M



		<p>ENDS</p> <p>.CODE</p> <p>START:</p> <p>MOV AX@,DATA</p> <p>MOV DS,AX</p> <p>MOV AL,NUM1</p> <p>SUB AL,NUM2</p> <p>DAS</p> <p>MOV BL,AL // STORE FINAL RESULT IN BL REGISTER</p> <p>MOV AH,4CH</p> <p>INT 21H</p> <p>ENDS</p> <p>END START</p>	
--	--	--	--

	<b>d)</b>	<b>Compare procedure and macros (4 points).</b>	<b>4 M</b>
--	-----------	---	------------

<b>Ans</b>		<b>Sr.No.</b>	<b>MACRO</b>	<b>PROCEDURE</b>	One point 1 M each
		1	Macro is a small sequence of code of the same pattern, repeated frequently at different places, which perform the same operation on different data of the same data type	Procedure is a series of instructions is to be executed several times in a program, and called whenever required.	
		2	The MACRO code is inserted into the program, wherever MACRO is called, by the assembler	Program control is transferred to the procedure, when CALL instruction is executed at run time.	
		3	Memory required is more, as the code is inserted at each MACRO call	Memory required is less, as the program control is transferred to procedure.	
		4	Stack is not required at the MACRO call.	Stack is required at Procedure CALL	
		5.	Less time required for its execution	Extra time is required for linkage between the calling program and called procedure.	



			6	Parameter passed as the part of statement which calls macro.	Parameters passed in registers, memory locations or stack.			
			7	RET is not used	RET is required at the end of the procedure			
			8	Macro is called < Macro NAME > [argument list]	Procedure is called using: CALL < procedure name >			
			9	Directives used: MACRO, ENDM,	Directives used: PROC, ENDP			
<b>4.</b>		<b>Attempt any <u>THREE</u> of the following:</b>					<b>12 M</b>	
	a)	<b>Differentiate between minimum mode and maximum of 8086 microprocessor.</b>					<b>4 M</b>	
	<b>Ans</b>	Sr.No.	<b>Minimum Mode</b>	<b>Maximum Mode</b>	Any four points- 4 M			
		1	MN/MX' pin is connected to Vcc. i.e. MN/MX = 1	MN/MX' pin is connected to ground. i.e. MN/MX = 0				
		2	Control system M/ IO' , RD' , WR' is available on 8086 directly	Control system M/ IO' , RD' , WR' is not available directly in 8086				
		3	Single processor in the minimum mode system	Multiprocessor configuration in maximum mode system				
		4	In this mode, no separate bus controller is required	Separate bus controller (8288) is required in maximum mode				
		5	Control signals such as IOR' , IOW' , MEMW' , MEMR' can be generated using control signals M/IO , RD , WR which are available on 8086 directly.	Control signals such as MRDC' , MWTC' , AMWC' , IORC' , IOWC' , and AIOWC' are generated by bus controller 8288.				
		6	HOLD and HLDA signals are available to interface another master in system such as DMA controller.	RQ / GTQ and RQ / GT 1 signals are available to interface another master in system such as DMA				






				controller and coprocessor 8087.		
		7	This circuit is simpler	This circuit is complex		
	<b>b)</b>	<b>Write an ALP for sum of series of 05 number's.</b>				<b>4 M</b>
	<b>Ans</b>	<pre>.MODEL SMALL .DATA NUM1 DB 10H,20H,30H,40H,50H RESULT DB 00H CARRY DB 00H ENDS .CODE START: MOV AX,@DATA MOV DS, AX MOV CL,05H MOV SI, OFFSET NUM1 UP:MOV AL,[SI] ADD RESULT, AL JNC NEXT INC CARRY NEXT: INC SI LOOP UP MOV AH,4CH INT 21H ENDS END START</pre>				Correct program - 4 M
	<b>c)</b>	<b>Write an ALP to find largest number from array of 10 number's.</b>				<b>4 M</b>
	<b>Ans</b>	<pre>.MODEL SMALL .DATA</pre>				Correct program - 4 M




	<pre>ARRAY DB 02H,04H,06H,01H,05H,09H,0AH,0CH.00H,07H ENDS .CODE START: MOV AX,@DATA MOV DS,AX MOV CL,09H LEA SI,ARRAY MOV AL,[SI] UP : INC SI CMP AL,[SI] JNC NEXT MOV AL[SI] NEXT : DEC CL JNZ UP MOV AH,4CH INT 21H ENDS END START</pre>	
<b>d)</b>	<b>Describe re-entrant and Recursive procedure with diagram.</b>	<b>4 M</b>
<b>Ans</b>	<p>A recursive procedure is procedure which calls itself. This results in the procedure call to be generated from within the procedures again and again.</p> <p>The recursive procedures keep on executing until the termination condition is reached.</p> <p>The recursive procedures are very effective to use and to implement but they take a large amount of stack space and the linking of the procedure within the procedure takes more time as well as puts extra load on the processor.</p>	Explanation re-entrant and Recursive- 2M each



**2) Re-entrant procedures:**

In some situation it may happen that Procedure 1 is called from main program, Procedure 2 is called from procedure 1 and procedure 1 is again called from procedure 2. In this situation program execution flow re-enters in the procedure 1. These types of procedures are called re-entrant procedures.

A procedure is said to be re-entrant, if it can be interrupted, used and re-entered without losing or writing over anything.



e) **Explain MACRO with suitable example. List four advantages of it.** **4 M**

**Ans**

- Macro is a small sequence of code of the same pattern, repeated frequently at different places, which perform the same operation on different data of the same data type
- The MACRO code is inserted into the program, wherever MACRO is called, by the assembler
- Memory required is more, as the code is inserted at each MACRO call

Syntax: Macro\_name MACRO [arg1,arg2,.....argN)

.....  
endM

Macro explanation- 1 M,  
Example- 1 M,  
Advantages- 2 M





	<p><b>Example:</b></p> <pre>.MODEL SMALL PROG MACRO A,B MOV AL,A MUL AL MOV BL,AL MOV AL,B MUL AL ADD AL,BL ENDM .DATA X DB 02H Y DB 03H P DB DUP() ENDS .CODE START: MOV AX,DATA MOV DS,AX PROG X, Y MOV P,AL MOV AH,4CH INT 21H END START ENDS</pre> <p><b>Advantages of Macro:</b></p> <ol style="list-style-type: none"><li>1) Program written with macro is more readable.</li><li>2) Macro can be called just writing by its name along with parameters, hence no extra code is required like CALL &amp; RET.</li></ol>	<p>(Any Same Type of Example can be considered)</p>
--	---	---



		3) Execution time is less because of no linking and returning to main program. 4) Finding errors during debugging is easier.	
5.		<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>
	a)	<b>Define logical and effective address. Describe Physical address generation in 8086. If CS = 2135 H and IP = 3478H, calculate Physical Address.</b>	<b>6 M</b>
	Ans	<p><b><u>A logical address:</u></b> A logical address is the address at which an item (memory cell, storage element) appears to reside from the perspective of an executing application program. A logical address may be different from the physical address due to the operation of an address translator or mapping function.</p> <p><b><u>Effective Address or Offset Address:</u></b> The offset for a memory operand is called the operand's effective address or EA. It is an unassigned 16-bit number that expresses the operand's distance in bytes from the beginning of the segment in which it resides. In 8086 we have base registers and index registers.</p> <p><b><u>Procedure for Generation of 20-bit physical address in 8086: -</u></b></p> <ol style="list-style-type: none"><li>1. Segment registers carry 16-bit data, which is also known as base address.</li><li>2. BIU appends four 0 bits to LSB of the base address. This address becomes 20-bit address.</li><li>3. Any base/pointer or index register carries 16 bits offset.</li><li>4. Offset address is added into 20-bit base address which finally forms 20-bit physical address of memory location</li></ol> <p>CS=2135H and IP=3475H</p> <p>Physical address = CS*10H + IP</p> $= 2135H * 10H + 3475H$ $= 21350 + 3475$ $= 247C5H$	Defination- 3M, Physical address generation- 3M
	b)	<b>Explain the following assembler directives:</b> <b>(i) DB (ii) DW (iii) EQU (iv) DUP (v) SEGMENT (vi) END</b>	<b>6 M</b>
	Ans	(i) <b><u>DB</u></b> (Define Byte) – The DB directive is used to declare a BYTE -2-BYTE variable – A BYTE is made up of 8 bits. Declaration Examples:	Each assembler



	<p>Byte1 DB 10h Byte2 DB 255; 0FFh, the max. possible for a BYTE CRLF DB 0Dh, 0Ah, 24h; Carriage Return, terminator BYTE</p> <p>(ii) <b>DW (Define Word):</b> The DW directive is used to tell the assembler to define a variable of type word or to reserve storage locations of type word in memory. The statement MULTIPLIER DW 437AH.</p> <p>Example, declares a variable of type word named MULTIPLIER, and initialized with the value 437AH when the program is loaded into memory to be run.</p> <p>(iii) <b>EQU (EQUATE):</b> EQU is used to give a name to some value or symbol. Each time the assembler finds the given name in the program, it replaces the name with the value or symbol you equated with that name.</p> <p>Example - Data SEGMENT Num1 EQU 50H Num2 EQU 66H Data ENDS</p> <p>Numeric value 50H and 66H are assigned to Num1 and Num2.</p> <p>(iv) <b>DUP:</b> - It can be used to initialize several locations to zero. e. g. SUM DW 4 DUP(0) - Reserves four words starting at the offset sum in DS and initializes them to Zero. - Also used to reserve several locations that need not be initialized. In this case (?) is used with DUP directives. E. g. PRICE DB 100 DUP(?) - Reserves 100 bytes of uninitialized data space to an offset PRICE.</p> <p>(v) <b>SEGMENT:</b> - The SEGMENT directive is used to indicate the start of a logical segment. Preceding the SEGMENT directive is the name you want to give the segment. For example, the statement CODE SEGMENT indicates to the assembler the start of a logical segment called CODE. The SEGMENT and ENDS directive are used to “bracket” a logical segment containing code of data.</p> <p>(vi) <b>END:</b> - An END directive ends the entire program and appears as the last statement. – ENDS directive ends a segment and ENDP directive ends a procedure. END PROC-Name</p>	directives- 1M
--	--	-------------------





c)	<b>Explain with suitable example the Instruction given below :</b>  (i) DAA      (ii) AAM	<b>6 M</b>
Ans	<p>(i) <b>DAA – Decimal Adjust after BCD Addition:</b> When two BCD numbers are added, the DAA is used after ADD or ADC instruction to get correct answer in BCD.</p> <p>Syntax- DAA (DAA is Decimal Adjust after BCD Addition)</p> <p>Explanation: This instruction is used to make sure the result of adding two packed BCD numbers is adjusted to be a correct BCD number. The result of the addition must be in AL for DAA instruction to work correctly. If the lower nibble in AL after addition is &gt; 9 or Auxiliary Carry Flag is set, then add 6 to lower nibble of AL. If the upper nibble in AL is &gt; 9H or Carry Flag is set, and then add 6 to upper nibble of AL.</p> <p>Example: - (Any Same Type of Example)</p> <p>AL=99 BCD and BL=99 BCD</p> <p>Then ADD AL, BL</p> <p>1001 1001 = AL= 99 BCD +</p> <p>1001 1001 = BL = 99 BCD</p> <p>0011 0010 = AL =32 H</p> <p>and CF=1, AF=1 After the execution of DAA instruction, the result is CF = 1    0011 0010 =AL =32 H AH =1 + 0110 0110 ----- 1001 1000 =AL =98 in BCD</p> <p>(ii) <b>AAM - Adjust result of BCD Multiplication:</b> This instruction is used after the multiplication of two unpacked BCD.</p> <p>The AAM mnemonic stands for ASCII adjust for Multiplication or BCD Adjust after Multiply. This instruction is used in the process of multiplying two ASCII digits. The process begins with masking the upper 4 bits of each digit, leaving an unpacked BCD in each byte. These unpacked BCD digits are then multiplied and the AAM instruction is subsequently used to adjust the product to two unpacked BCD digits in AX.</p> <p>AAM works only after the multiplication of two unpacked BCD bytes, and it works only on an operand in AL.</p> <p>Example</p> <p>Multiply 9 and 5</p> <p>MOV AL, 0000101</p> <p>MOV BH, 00001001</p>	Each Instruction- 3M



		MUL BH ;Result stored in AX ;AX = 00000000 00101101 = 2DH = 45 in decimals AAM ;AX = 00000100 00000101 = 0405H = 45 in unpacked BCD ; If ASCII values are required an OR operation with 3030H can follow this step.	
6.		<b>Attempt any <u>TWO</u> of the following:</b>	<b>12 M</b>
	a)	<b>Write an appropriate 8086 instruction to perform following operations.</b>  <b>(i) Rotate the content of BX register towards right by 4 bits.</b> <b>(ii) Rotate the content of AX towards left by 2bits.</b> <b>(iii) Add 100H to the content of AX register.</b> <b>(iv) Transfer 1234H to DX register.</b> <b>(v) Multiply AL by 08 H.</b> <b>(vi) Signed division of BL and AL</b>	<b>6 M</b>
	<b>Ans</b>	1. Rotate the content of BX register towards right by 4 bits –  MOV CL, 04H ROR BX, CL  2. Rotate the content of AX towards left by 2bits –  MOV CL, 02H ROL AX, CL  3. Add 100H to the content of AX register –  ADD AX,0100H.  4. Transfer 1234H to DX register –  MOV DX,1234H  5. Multiply AL by 08H –  MOV BL,08h MUL BL  6. Signed division of BL and AL  IDIV BL	Each Instruction- 1M




	<b>b) Explain Addressing modes of 8086 with suitable example.</b>	<b>6 M</b>
<b>Ans</b>	<ol style="list-style-type: none"><li><u>Immediate addressing mode</u>: An instruction in which 8-bit or 16-bit operand (data) is specified in the instruction, then the addressing mode of such instruction is known as immediate addressing mode.  Example: MOV AX,67D3H</li><li><u>Register addressing mode</u>: An instruction in which an operand (data) is specified in general purpose registers, then the addressing mode is known as register addressing mode.  Example: MOV AX, CX</li><li><u>Direct addressing mode</u>: An instruction in which 16-bit effective address of an operand is specified in the instruction, then the addressing mode of such instruction is known as direct addressing mode.  Example: MOV CL,[2000H]</li><li><u>Register Indirect addressing mode</u>: An instruction in which address of an operand is specified in pointer register or in index register or in BX, then the addressing mode is known as register indirect addressing mode.  Example: MOV AX,[BX]</li><li><u>Indexed addressing mode</u>: An instruction in which the offset address of an operand is stored in index registers (SI or DI) then the addressing mode of such instruction is known as indexed addressing mode. DS is the default segment for SI and DI. For string instructions DS and ES are the default segments for SI and DI resp. this is a special case of register indirect addressing mode.  Example: MOV AX,[SI]</li><li><u>Based Indexed addressing mode</u>: An instruction in which the address of an operand is obtained by adding the content of base register (BX or BP) to the content of an index register (SI or DI) The default segment register may be DS or ES  Example: MOV AX,[BX][SI]</li><li><u>Register relative addressing mode</u>: An instruction in which the address of the operand is obtained by adding the displacement (8-bit or 16 bit) with the contents of base registers or index registers (BX, BP, SI, DI). The default segment register is DS or ES.</li></ol>	Each Addressing Mode – 1M





	<p>Example: MOV AX,50H[BX]</p> <p>8. <u>Relative Based Indexed addressing mode:</u> An instruction in which the address of the operand is obtained by adding the displacement (8 bit or 16 bit) with the base registers (BX or BP) and index registers (SI or DI) to the default segment.</p> <p>Example: MOV AX,50H [BX][SI]</p>	
c)	<b>Write an ALP to transfer 10 bytes of data from one memory location to another, also draw the flow chart of the same.</b>	<b>6 M</b>
Ans	<p>Data Block Transfer Using String Instruction</p> <pre>.MODEL SMALL .DATA BLOCK1 DB 01H,02H,03H,04H,05H,06H,07H,08H,09H,0AH BLOCK2 DB 10(?) ENDS  .CODE MOV AX, @DATA MOV DS, AX MOV ES, AX  LEA SI, BLOCK1 LEA DI, BLOCK2  MOV CX, 000AH ; Initialize counter for 10 data elements  CLD REP MOVSB  MOV AH, 4CH INT 21H ENDS END</pre>	<p>Correct Code-4M,</p> <p>Flowchart-2M</p>





**OR**

Data Block Transfer Without String Instruction

. Model small

. Data

ORG 2000H

Arr1 db 00h,01h,02h,03h,04h,05h,06h,07h,08h,09h

Count Equ 10 Dup

Org 3000H

Arr2 db 10 Dup(00h)

Ends

.code

Start: Mov ax, @data

Mov ds, ax

Mov SI, 2000H

Mov DI, 3000H

Mov cx, count

Back: Mov al, [SI]





	<pre>Mov [DI], al Inc SI Inc DI Dec cx Jnc Back Mov ah, 4ch Int 21h Ends End</pre>	
--	--	--

